

Order

Now





SLLSF48C - MARCH 2018 - REVISED SEPTEMBER 2019

Support &

Community

2.0

# TUSB1064 USB TYPE-C<sup>™</sup> DP Alt Mode 10 Gbps Sink-Side Linear Redriver Crosspoint Switch

Technical

Documents

# 1 Features

- USB Type-C<sup>™</sup> crosspoint switch supporting
   USB 3.1 Gen 2 + 2 DP 1.4 lanes
  - 4 DP 1.4 lanes
- USB 3.1 Gen 2 up to 10 Gbps
- DisplayPort 1.4 up to 8.1 Gbps (HBR3)
- VESA DisplayPort<sup>™</sup> alt mode UFP\_D redriving crosspoint switch supporting c, d, and e pin assignments
- Ultra-low-power architecture
- Linear redriver with up to 12 dB equalization
- Transparent to DisplayPort link training
- Automatic LFPS de-emphasis control to meet USB 3.1 certification requirements
- Configuration through GPIO or I<sup>2</sup>C
- Hot-plug capable
- Industrial temperature range: -40°C to 85°C (TUSB1064I)
- Commercial temperature range: 0°C to 70°C (TUSB1064)
- 4 mm x 6 mm, 0.4 mm Pitch WQFN package

## 2 Applications

Tools &

Software

- Monitors
- HDTV
- Projectors
- Docking stations

# **3** Description

The TUSB1064 s a VESA USB Type-C<sup>™</sup> Alt Mode redriving switch supporting USB 3.1 data rates up to 10 Gbps and DisplayPort 1.4 up to 8.1 Gbps for upstream facing port (Sink). The device is used for UFP\_D pin assignments C, D, and E from the VESA DisplayPort Alt Mode on USB Type-C Standard.

The TUSB1064 provides several levels of receive linear equalization to compensate for inter symbol interference (ISI) due to cable and board trace loss. Operates on a single 3.3-V supply and comes in a commercial temperature range and industrial temperature range.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TUSB1064		4.00 mm x 6.00 mm		
TUSB1064I	WQFN (40)			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### TUSB1064 Use-Case Example



### **Simplified Schematics**



TEXAS INSTRUMENTS

www.ti.com

Page

# Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications5
	6.1	Absolute Maximum Ratings 5
	6.2	ESD Ratings5
	6.3	Recommended Operating Conditions5
	6.4	Thermal Information 5
	6.5	ELECTRICAL CHARACTERISTICS 6
	6.6	Switching Characteristics
	6.7	Timing Requirements 10
	6.8	Typical Characteristics 11
7	Para	ameter Measurement Information 13
8	Deta	ailed Description 15
	8.1	Overview
	8.2	Functional Block Diagram 16
	8.3	Feature Description 17

	8.4	Device Functional Modes	18
	8.5	Programming	23
	8.6	Register Maps	25
9	App	lication and Implementation	30
	9.1	Application Information	30
	9.2	Typical Application	30
	9.3	System Examples	35
10	Pow	ver Supply Recommendations	40
11	Lay	out	41
		Layout Guidelines	
	11.2	Layout Example	41
12	Dev	ice and Documentation Support	42
	12.1	Receiving Notification of Documentation Updates	42
	12.2	Community Resources	42
	12.3	Trademarks	42
	12.4	Electrostatic Discharge Caution	42
	12.5	Glossary	42
13	Мес	hanical, Packaging, and Orderable	
		mation	42

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (May 2019) to Revision C	Page
•	Added note to disable AUX snoop to resolve interop issues with a non-compliant AUX source	17
С	hanges from Revision A (November 2018) to Revision B	Page
٠	Added following to pin 38 description: If I2C_EN = "F", then this pin must be set to "F" or "0"	4


#### Changes from Original (March 2018) to Revision A

•	Changed the RNQ pin image appearance	3
	Changed the column on EN From: I To: 2 Level I (PD)	
•	Changed the EN pin Description in the Pin Functions table	4
•	Changed the HPDIN pin From: I/O To: 2 Level I	4
•	Added pull-down indicator (PD) in the I/O column on FLIP/SCL and CTL0/SDA pins	4
•	Added Junction temperature to absolute maximum ratings table.	5
•	From: Internal pull-down resistance for CTL1. To: Internal pull-down resistance for CTL1, CTL0, FLIP, and EN	6
•	Deleted EN from Note 1 of Table 8	23



#### TUSB1064 SLLSF48C – MARCH 2018–REVISED SEPTEMBER 2019

# 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		1/0	DESCRIPTION		
NAME	NO.	10			
DP0p	40	Diff O	DP Differential positive output for DisplayPort Lane 0.		
DP0n	39	Diff O	DP Differential negative output for DisplayPort Lane 0.		
DP1p	37	Diff O	DP Differential positive output for DisplayPort Lane 1.		
DP1n	36	Diff O	DP Differential negative output for DisplayPort Lane 1.		
DP2p	34	Diff O	DP Differential positive output for DisplayPort Lane 2.		
DP2n	33	Diff O	DP Differential negative output for DisplayPort Lane 2.		
DP3p	31	Diff O	DP Differential positive output for DisplayPort Lane 3.		
DP3n	30	Diff O	DP Differential negative output for DisplayPort Lane 3.		
TX1n	10	Diff I/O	Differential negative input for DisplayPort or differential negative output for USB3.1 upstream acing port.		
TX1p	9	Diff I/O	Differential positive input for DisplayPort or differential positive output for USB3.1 upstream facing port.		
RX1n	13	Diff I	Differential negative input for DisplayPort or USB3.1 upstream facing port.		
RX1p	12	Diff I	Differential positive input for DisplayPort or USB 3.1 upstream facing port.		
RX2p	16	Diff I	Differential positive input for DisplayPort or USB 3.1 upstream facing port.		
RX2n	15	Diff I	Differential negative input for DisplayPort or USB 3.1 upstream facing port.		
TX2p	19	Diff I/O	Differential positive input for DisplayPort or differential positive output for USB3.1 upstream Facing port.		
TX2n	18	Diff I/O	Differential negative input for DisplayPort or differential negative output for USB3.1 upstream Facing port.		
SSTXp	8	Diff I	Differential positive input for USB3.1 downstream facing port.		
SSTXn	7	Diff I	Differential negative input for USB3.1 downstream facing port.		
SSRXp	5	Diff O	Differential positive output for USB3.1 downstream facing port.		

Copyright © 2018–2019, Texas Instruments Incorporated

TUSB1064 SLLSF48C – MARCH 2018 – REVISED SEPTEMBER 2019

www.ti.com

Texas Instruments

# Pin Functions (continued)

PIN					
NAME	NO.	I/O	DESCRIPTION		
SSRXn	4	Diff O	Differential negative output for USB3.1 downstream facing port.		
EQ1	14	4 Level I	This pin along with EQ0 sets the USB receiver equalizer gain for upstream facing RX1 and RX2 when USB used. Up to 11dB of EQ available.		
EQ0	11	4 Level I	This pin along with EQ1 sets the USB receiver equalizer gain for upstream facing RX1 and RX2 when USB used. Up to 11 dB of EQ available.		
EN	29	2 Level I (PD)	Device Enable, when $I2C_EN = '0'$ . Device disable function not used when $I2C_EN \neq '0'$ . L = Device Disabled H = Device Enabled On rising edge of EN pin, the device will sample all 4-level inputs including the I2C_EN pin. EN pin will not reset the $I^2C$ registers.		
HPDIN	32	2 Level I	Hot Plug Detect. This pin is an input for Hot Plug Detect received from DisplayPort sink. When HPDIN is Low for greater than 2ms, all DisplayPort lanes are disabled while the AUX to SBU switch will remain closed.		
I2C_EN	17	4 Level I	$ \begin{array}{l} I^2C \mbox{ Programming Mode or GPIO Programming Select. I2C is only disabled when this pin is '0'. \\ 0 = GPIO \mbox{ mode } (I^2C \mbox{ disabled}) \\ R = TI \mbox{ Test Mode } (I^2C \mbox{ enabled at 3.3 V}) \\ F = I^2C \mbox{ enabled at 1.8 V} \\ 1 = I^2C \mbox{ enabled at 3.3 V}. \end{array} $		
SBU1	24	I/O, CMOS	SBU1. This pin should be DC coupled to the SBU1 pin on the Type-C receptacle. A 2-M ohm resistor to GND is also recommended.		
SBU2	25	I/O, CMOS	SBU2. This pin should be DC coupled to the SBU2 pin on the Type-C receptacle. A 2-M ohm resistor to GND is also recommended.		
AUXp	26	I/O, CMOS	AUXp. DisplayPort AUX positive I/O connected to the DisplayPort sink through a AC coupling capacitor. In addition to AC coupling capacitor, this pin also requires a 1M resistor to DP_PWR (3.3 V). This pin along with AUXN is used by the TUSB1064 for AUX snooping and is routed to SBU1/2 based on the orientation of the Type-C.		
AUXn	27	I/O, CMOS	AUXn. DisplayPort AUX negative I/O connected to the DisplayPort sink through a AC coupling capacitor. In addition to AC coupling capacitor, this pin also requires a 1M resistor to GND. This pin along with AUXP is used by the TUSB1064 for AUX snooping and is routed to SBU1/2 based on the orientation of the Type-C.		
DPEQ1	2	4 Level I	DisplayPort Receiver EQ. This along with DPEQ0 will select the DisplayPort receiver equalization gain.		
DPEQ0/A1	35	4 Level I	DisplayPort Receiver EQ. This along with DPEQ1 will select the DisplayPort receiver equalization gain. When I2C_EN $\neq$ '0', this pin will also set the TUSB1064 I <sup>2</sup> C address.		
SSEQ1	3	4 Level I	Along with SSEQ0, sets the USB receiver equalizer gain for downstream facing SSTXP/N.		
SSEQ0/A0	38	4 Level I	Along with SSEQ1, sets the USB receiver equalizer gain for downstream facing SSTXP/N. When $I2C_EN \neq 0^{\circ}$ , this pin will also set the TUSB1064 I <sup>2</sup> C address. If $I2C_EN = "F"$ , then this pin must be set to "F" or "0".		
FLIP/SCL	21	2 Level I (Failsafe) (PD)	When I2C_EN = '0' this is Flip control pin, otherwise this pin is I <sup>2</sup> C clock When used for I <sup>2</sup> C clock pullup to I <sup>2</sup> C master's VCC I2C supply.		
CTL0/SDA	22	2 Level I (Failsafe) (PD)	When I2C_EN = '0' this is a USB3.1 Switch control pin, otherwise this pin is I <sup>2</sup> C data. When used for I <sup>2</sup> C data pullup to I <sup>2</sup> C master's VCC I2C supply.		
CTL1	23	2 Level I (Failsafe) (PD)	DP Alt mode Switch Control Pin. When I2C_EN = '0', this pin will enable or disable DisplayPort functionality. Otherwise, when I2C_EN ≠ '0', DisplayPort functionality is enabled and disabled through I <sup>2</sup> C registers. L = DisplayPort Disabled. H = DisplayPort Enabled.		
VCC	6, 20, 28	Р	3.3-V Power Supply		
NC	1	NC	No connect pin. Leave open.		
GND	Thermal Pad	G	Ground		



# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature and voltage range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply Voltage Range	-0.3	4	V
V <sub>IN_DIFF</sub>	Differential Voltage at Differential Inputs		±2.5	V
V <sub>IN_SE</sub>	Input Voltage at Differential Inputs	-0.5	4	V
V <sub>IN_CMOS</sub>	Input Voltage at CMOS Inputs	-0.3	4	V
TJ	TUSB1064 Junction Temperature		110	°C
	TUSB1064I Junction Temperature		125	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±5000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature and voltage range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T <sub>A</sub>	Ambient temperature for TUSB1064	0		70	°C
T <sub>A</sub>	Ambient temperature for TUSB1064I	-40		85	°C
V <sub>CC</sub>	Supply voltage	3	3.3	3.6	V
V <sub>CC_RAMP</sub>	Power supply ramp	0.1		100	ms
V <sub>I2C</sub>	Supply that external resistors on SDA and SCL are pulled up to	1.7		3.6	V
V <sub>PSN</sub>	Power supply noise on VCC			100	mV

### 6.4 Thermal Information

		TUSB1064	
	THERMAL METRIC <sup>(1)</sup>	RNQ (WQFN)	UNIT
		40 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	37.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	20.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.5	°C/W
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter	0.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	9.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

STRUMENTS

**Texas** 

# 6.5 ELECTRICAL CHARACTERISTICS

over operating free-air temperature and voltage range (unless otherwise noted)

over oper	ating free-air temperature and voltage					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power						
P <sub>CC-</sub> ACTIVE- USB	Average active power in USB-only mode while in U0.	CTL1 = L; CTL0 = H; Link in U0 at 10Gbps;		330		mW
P <sub>CC-</sub> ACTIVE- USB-DP	Average active power in USB + 2 lane DP mode.	CTL1 = H; CTL0 = H; USB in U0 at 10Gbps; DP at 8.1Gbps;		660		mW
P <sub>CC-</sub> ACTIVE-DP	Average active power in 4 lane DP mode.	CTL1 = H; CTL0 = L; Four DP lanes at 8.1Gbps		660		mW
P <sub>CC-NC-</sub> USB	Average power in USB mode while in disconnect state.	CTL1 = L; CTL0 = H; No USB device detected;		2.5		mW
P <sub>CC-U2U3</sub>	Average power in USB mode while in U2/U3 state	CTL1 = L; CTL0 = H; Link in U2 or U3;		2.5		mW
P <sub>CC-</sub> SHUTDOW N	Average power in Shutdown mode.	CTL1 = L; CTL0 = L; I2C_EN = "0";		0.7		mW
4-State C	MOS Inputs(EQ[1:0], SSEQ[1:0], DPEQ[1	:0], I2C_EN)				
IIH	High-level input current	V <sub>CC</sub> = 3.6 V; V <sub>IN</sub> = 3.6 V	20		80	μA
IIL	Low-level input current	V <sub>CC</sub> = 3.6 V; V <sub>IN</sub> = 0 V	-160		-40	μA
	Threshold 0 / R	V <sub>CC</sub> = 3.3 V		0.55		V
4-Level V <sub>TH</sub>	Threshold R/ Float	V <sub>CC</sub> = 3.3 V		1.65		V
VIН	Threshold Float / 1	V <sub>CC</sub> = 3.3 V		2.7		V
R <sub>PU</sub>	Internal pull up resistance			45		kΩ
R <sub>PD</sub>	Internal pull-down resistance			95		kΩ
2-State C	MOS Input (CTL0, CTL1, FLIP, EN, HPDI	N) CTL1, CTL0 and FLIP are Failsafe				
V <sub>IH</sub>	High-level input voltage		2		3.6	V
V <sub>IL</sub>	Low-level input voltage		0		0.8	V
R <sub>PD</sub>	Internal pull-down resistance for CTL1, CTL0, FLIP, and EN.			500		kΩ
I <sub>IH</sub>	High-level input current	V <sub>IN</sub> = 3.6 V	-25		25	μA
IIL	Low-level input current	$V_{IN} = GND, V_{CC} = 3.6 V$	-25		25	μA
I2C Contr	ol Pins SCL, SDA	•	<u>.</u>		ţ.	
V <sub>IH</sub>	High-level input voltage	I2C_EN ! = 0	0.7 x V <sub>I2C</sub>		3.6	V
V <sub>IL</sub>	Low-level input voltage	I2C_EN ! = 0	0		0.3 × V <sub>I2C</sub>	V
V <sub>OL</sub>	Low-level output voltage	I2C_EN ! = 0; I <sub>OL</sub> = 3 mA	0		0.4	V
I <sub>OL</sub>	Low-level output current	I2C_EN ! = 0; V <sub>OL</sub> = 0.4 V	20			mA
I <sub>i_I2C</sub>	Input current on SDA pin	$0.1 \times V_{I2C}$ < Input voltage < 3.3 V	-10		10	μA
C <sub>i_l2C</sub>	Input capacitance				10	pF
USB Diffe	rential Receiver (RX1P/N, RX2P/N, SSTX	(P/N)				
V <sub>RX-DIFF-</sub> PP	Input differential peak-peak voltage swing linear dynamic range	AC-coupled differential peak-to-peak signal measured post CTLE through a reference channel		2000		mVpp
V <sub>RX-DC-</sub> CM	Common-mode voltage bias in the receiver (DC)			0		V
R <sub>RX-DIFF-</sub> DC	Differential input impedance (DC)	Present after a USB3.1 device is detected on TXP/TXN	72		120	Ω
R <sub>RX-CM-</sub> DC	Receiver DC Common Mode impedance	Present after a USB3.1 device is detected on TXP/TXN	18		30	Ω



# **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature and voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP M/	AX UNIT
Z <sub>RX-HIGH-</sub> IMP-DC- POS	Common-mode input impedance with termination disabled (DC)	Present when no USB3.1 device is detected on TXP/TXN. Measured over the range of 0-500 mV with respect to GND.	25		kΩ
V <sub>SIGNAL</sub> - DET-DIFF- PP	Input Differential peak-to-peak Signal Detect Assert Level	at 10Gbps, No loss and bit rate PRBS7 pattern		79	mV
V <sub>RX-IDLE-</sub> DET-DIFF- PP	Input Differential peak-to-peak Signal Detect De-assert Level	at 10 Gbps, No loss and bit rate PRBS7 pattern		58	mV
V <sub>RX-LFPS-</sub> DET-DIFF- PP	Low-frequency Periodic Signaling (LFPS) Detect Threshold	Below the minimum is squelched.	100	3	00 mV
C <sub>RX</sub>	RX input capacitance to GND	At 2.5 GHz		0.5	1 pF
RL <sub>RX-</sub> DIFF	Differential Return Loss	50 MHz – 1.25 GHz at 90 $\Omega$		-13	dB
RL <sub>RX-</sub> DIFF	Differential Return Loss	5 GHz at 90 $\Omega$		-9	dB
RL <sub>RX-CM</sub>	Common Mode Return Loss	50 MHz – 5 GHz at 90 $\Omega$		-8	dB
EQ <sub>SSP</sub>	Receiver equalization	SSEQ[1:0] and EQ[1:0] at 5 GHz.		12	dB
	rential Transmitter (TX1P/N, TX2P/N, SS	RXP/N)			
V <sub>TX-DIFF-</sub> PP	Transmitter dynamic differential voltage swing range.			1300	mVpp
V <sub>TX-RCV-</sub> DETECT	Amount of voltage change allowed during Receiver Detection	at 3.3 V		6	00 mV
V <sub>TX-CM-</sub> IDLE- DELTA	Transmitter idle common-mode voltage change while in U2/U3 and not actively transmitting LFPS	measured at the connector side of the AC coupling caps with 50 $\Omega$ load	-600	6	00 mV
V <sub>TX-DC-</sub> CM	Common-mode voltage bias in the transmitter (DC)		0		2 V
V <sub>TX-CM-</sub> AC-PP- ACTIVE	Tx AC Common-mode voltage active	At 3.3V; Max mismatch from Txp+Txn for both time and amplitude		1	00 mVpp
V <sub>TX-IDLE-</sub> DIFF-AC- PP	AC Electrical idle differential peak-to- peak output voltage	At package pins	0		10 mV
V <sub>TX-IDLE-</sub> DIFF-DC	DC Electrical idle differential output voltage	At package pins after low-pass filter to remove AC component	0		14 mV
V <sub>TX-CM-</sub> DC- ACTIVE- IDLE- DELTA	Absolute DC common mode voltage between U1 and U0	At package pin		2	00 mV
C <sub>TX</sub>	TX input capacitance to GND	At 2.5 GHz		1.	25 pF
R <sub>TX-DIFF</sub>	Differential impedance of the driver		75	1	20 Ω
C <sub>AC-</sub> COUPLING	AC Coupling capacitor		75	2	65 nF
R <sub>TX-CM</sub>	Common-mode impedance of the driver	Measured with respect to AC ground over 0-500 mV	18		30 Ω
I <sub>TX-SHORT</sub>	TX short circuit current	TX+/- shorted to GND			67 mA
RL <sub>TX-DIFF</sub>	Differential Return Loss	50 MHz – 1.25 GHz at 90 $\Omega$		-17	dB
RL <sub>TX-</sub> DIFF-5G	Differential Return Loss	5 GHz at 90 $\Omega$		-12	dB
RL <sub>TX-CM</sub>	Common Mode Return Loss	50 MHz – 5 GHz at 90 Ω		-9	dB
	ical Characteristics for USB and DP				

Copyright © 2018–2019, Texas Instruments Incorporated

NSTRUMENTS

Texas

# ELECTRICAL CHARACTERISTICS (continued)

over operating free-ai	r temperature and	d voltage range	(unless otherwise noted)
			(

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Crosstalk	Differential Cross Talk between TX and RX signal Pairs	at 5 GHz		-27		dB
G <sub>LF</sub>	Low-frequency voltage gain.	at 100 MHz, 600 mVpp V <sub>ID</sub>	-2.5	0.5	3.5	dB
G <sub>LF_LFPS</sub> _TX1/2	Low-frequency voltage gain for SSTX- >TX1/TX2 path.	at 10 to 50MHz sine wave; 1.0Vpp $V_{ID}$ ; EQ = 0; FLIP = 0 and 1;	0	0.8	1.6	dB
CP <sub>1 dB-LF</sub>	Low-frequency 1-dB compression point	at 100 MHz, 200 mVpp < V <sub>ID</sub> < 2000 mVpp		1000		mVpp
CP <sub>1 dB-</sub> HF	High-frequency 1-dB compression point	at 5 GHz, 200 mVpp < V <sub>ID</sub> < 2000 mVpp		770		mVpp
f <sub>LF</sub>	Low-frequency cutoff	$200 \text{ mVpp} < \text{V}_{\text{ID}} < 2000 \text{ mVpp}$		20	50	kHz
$D_{J_{-10G}}$	TX output deterministic jitter	200 mVpp < V <sub>ID</sub> < 2000 mVpp, PRBS7, 10 Gbps		0.10		Ulpp
D <sub>J_8.1G</sub>	TX output deterministic jitter	200 mVpp < V <sub>ID</sub> < 2000 mVpp, PRBS7, 8.1 Gbps		0.08		Ulpp
$T_{J_{-10G}}$	TX output total jitter	200 mVpp < V <sub>ID</sub> < 2000 mVpp, PRBS7, 10 Gbps		0.13		Ulpp
T <sub>J_8.1G</sub>	TX output total jitter	200 mVpp < V <sub>ID</sub> < 2000 mVpp, PRBS7, 8.1 Gbps		0.12		Ulpp
DisplayPo	ort Receiver (TX1P/N, TX2P/N, RX1P/N, R	2X2P/N)				
$V_{\text{ID}\_\text{PP}}$	Peak-to-peak input differential dynamic voltage range			2000		mV
V <sub>IC</sub>	Input Common Mode Voltage			0		V
C <sub>AC</sub>	AC coupling capacitance		75		265	nF
EQ <sub>DP</sub>	Receiver Equalizer	DPEQ1, DPEQ0 at 4.05 GHz		12		dB
d <sub>R</sub>	Data rate	HBR3			8.1	Gbps
R <sub>ti</sub>	Input Termination resistance		80	100	120	Ω
DisplayPo	ort Transmitter (DP[3:0]P/N)				,	
V <sub>TX-</sub> DIFFPP	VOD dynamic range			1300		mV
I <sub>TX-SHORT</sub>	TX short circuit current	TX+/- shorted to GND			67	mA
AUXP/N a	ind SBU1/2					
R <sub>ON</sub>	Output ON resistance	$V_{CC}$ = 3.3 V; $V_{IN}$ = 0 to 0.4 V for AUXP; $V_{IN}$ = 2.7 V to 3.6 V for AUXN		5	10	Ω
R <sub>ON-</sub> MISMATCH	$\Delta ON$ resistance mismatch within pair	$V_{CC}$ = 3.3 V; $V_{IN}$ = 0 to 0.4 V for AUXP; $V_{IN}$ = 2.7 V to 3.6 V for AUXN			1	Ω
R <sub>ON_FLAT</sub>	ON resistance flatness (RONmax–RON min) measured at identical VCC and temperature	$V_{CC}$ = 3.3 V; $V_{IN}$ = 0 to 0.4 V for AUXP; $V_{IN}$ = 2.7 V to 3.6 V for AUXN			2	Ω
V <sub>AUXP_D</sub> c_cm	AUX Channel DC common mode voltage for AUXP and SBU2.	V <sub>CC</sub> = 3.3 V	0		0.4	V
V <sub>AUXN_D</sub> c_cm	AUX Channel DC common mode voltage for AUXN and SBU1	V <sub>CC</sub> = 3.3 V	2.7		3.6	V
C <sub>AUX_ON</sub>	ON-state capacitance	$V_{CC}$ = 3.3 V; CTL1 = 1; $V_{IN}$ = 0 V or 3.3 V		4	7	pF
$C_{AUX\_OFF}$	OFF-state capacitance	$V_{CC}$ = 3.3 V; CTL1 = 0; $V_{IN}$ = 0 V or 3.3 V		3	6	pF
				-		-



# 6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUXp/n a	nd SBU1/2					
T <sub>AUX_PD</sub>	Switch propagation delay				1400	ps
T <sub>AUX_SW</sub>	Switching time CTL1 to switch OFF. Not including T <sub>CTL1_DEBOUNCE</sub> .				7500	ns
T <sub>AUX_SW</sub> _ON	Switching time CTL1 to switch ON				3000	ns
T <sub>AUX_INT</sub> RA	Intra-pair output skew				400	ps
USB3.1 a	nd DisplayPort mode transition requirement	t (GPIO mode)				
T <sub>GP_USB_</sub> 4DP	Min overlap of CTL0 and CTL1 when transitioning from USB 3.1 only mode to 4-Lane DisplayPort mode or vice versa		4			μs
T <sub>CTL1_DE</sub> BOUNCE	CTL1 and HPDIN debounce time when transitioning from H to L		3		10	ms
I2C (SDA	and SCL)		·			
f <sub>SCL</sub>	I2C clock frequency				1	MHz
t <sub>BUF</sub>	Bus free time between START and STOP conditions		0.5			μs
t <sub>HDSTA</sub>	Hold time after repeated START condition. After this period, the first clock pulse is generated		0.26			μs
t <sub>LOW</sub>	Low period of the I2C clock		0.5			μs
t <sub>HIGH</sub>	High period of the I2C clock		0.26			μs
t <sub>SUSTA</sub>	Setup time for a repeated START condition		0.26			μs
t <sub>HDDAT</sub>	Data hold time		0			μs
t <sub>SUDAT</sub>	Data setup time		50			ns
t <sub>R</sub>	Rise time of both SDA and SCL signals				120	ns
t <sub>F</sub>	Fall time of both SDA and SCL signals		20 × (V <sub>I2C</sub> /5.5 V)		120	ns
t <sub>SUSTO</sub>	Setup time for STOP condition		0.26			μs
C <sub>b</sub>	Capacitive load for each bus line				100	pF

SLLSF48C - MARCH 2018 - REVISED SEPTEMBER 2019

www.ti.com

NSTRUMENTS


Texas

# 6.7 Timing Requirements

		MIN	NOM	MAX	UNIT
USB 3.1					
t <sub>IDLEEntry</sub> ,	Delay from U0 to electrical idle		10		ns
t <sub>IDLEExit_U1</sub>	U1 exist time: break in electrical idle to the transmission of LFPS		6		ns
t <sub>IDLEExit_U2</sub> U3	U2/U3 exit time: break in electrical idle to transmission of LFPS		10		μs
t <sub>RXDET_INT</sub> VL	RX detect interval while in Disconnect			12	ms
t <sub>IDLEExit_DIS</sub> C	Disconnect Exit Time		10		μs
t <sub>Exit_SHTDN</sub>	Shutdown Exit Time (CTL0 = V <sub>CC</sub> /2 to U2/U3)		1		ms
t <sub>DIFF_DLY</sub>	Differential Propagation Delay (20%-80% of differential voltage measured 1.7 inch from the output pin)			300	ps
t <sub>PWRUPACTI</sub> VE	Time when Vcc reaches 70% to device active			1	ms
t <sub>R</sub> , t <sub>F</sub>	Output Rise/Fall Time		40		ps
t <sub>RF-MM</sub>	Output Rise/Fall time mismatch (20%-80% of differential voltage measured 1.7 inch from the output pin)			5	ps



# 6.8 **Typical Characteristics**




SLLSF48C-MARCH 2018-REVISED SEPTEMBER 2019




www.ti.com

# **Typical Characteristics (continued)**





# 7 Parameter Measurement Information






Figure 12. USB3.1 to 4-Lane DisplayPort in GPIO Mode




Figure 13. Propagation Delay

TEXAS INSTRUMENTS

www.ti.com






Figure 14. Electrical Idle Mode Exit and Entry Delay




Figure 15. Output Rise and Fall Times




Figure 16. AUX and SBU Switch ON and OFF Timing Diagram



## 8 Detailed Description

#### 8.1 Overview

The TUSB1064 is a VESA USB Type-C Alt Mode redriving switch supporting data rates up to 8.1 Gbps for upstream facing port. This device uses 5<sup>th</sup> generation USB redriver technology. The device is used for UFP pin assignments C and D from the VESA DisplayPort Alt Mode on USB Type-C Standard.

The TUSB1064 provides several levels of receive equalization to compensate for cable and board trace loss which if not equalized causes inter-symbol interference (ISI) when USB 3.1 Gen 2 or DisplayPort 1.4 signals travel across a PCB or cable. This device requires a 3.3-V power supply. It comes in a commercial temperature range and industrial temperature range.

For a sink application, the TUSB1064 enables the system to pass both transmitter compliance and receiver jitter tolerance tests for USB 3.1 Gen 2 and DisplayPort version 1.4 HBR3. The re-driver recovers incoming data by applying equalization that compensates for channel loss, and drives out signals with a high differential voltage. Each channel has a receiver equalizer with selectable gain settings. The equalization should be set based on the amount of insertion loss in the channels connected to the TUSB1064. Independent equalization control for each channel can be set using EQ[1:0], SSEQ[1:0], and DPEQ[1:0] pins.


The TUSB1064 advanced state machine makes it transparent to hosts and devices. After power up, the TUSB1064 periodically performs receiver detection on the TX pairs. If it detects a USB 3.1 receiver, the RX termination is enabled, and the TTUSB1064 is ready to re-drive.

The device ultra-low-power architecture operates at a 3.3-V power supply and achieves Enhanced performance. The automatic LFPS De-Emphasis control further enables the system to be USB3.1 compliant.

TUSB1064 SLLSF48C – MARCH 2018 – REVISED SEPTEMBER 2019 TEXAS INSTRUMENTS

www.ti.com

# 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated



#### 8.3 Feature Description

### 8.3.1 USB 3.1

The TUSB1064 supports USB 3.1 Gen 2 datarates up to 10 Gbps. The TUSB1064 supports all the USB defined power states (U0, U1, U2, and U3). Because the TUSB1064 is a linear redriver, it can't decode USB3.1 physical layer traffic. The TUSB1064 monitors the actual physical layer conditions like receiver termination, electrical idle, LFPS, and SuperSpeed signaling rate to determine the USB power state of the USB 3.1 interface.

The TUSB1064 features an intelligent low frequency periodic signaling (LFPS) detector. The LFPS detector automatically senses the low frequency signals and disables receiver equalization functionality. When not receiving LFPS, the TUSB1064 enables receiver equalization based on the EQ[1:0] and SSEQ[1:0] pins or values programmed into EQ1\_SEL, EQ2\_SEL, and SSEQ\_SEL registers.

#### 8.3.2 DisplayPort

The TUSB1064 supports up to 4 DisplayPort lanes at datarates up to 8.1Gbps (HBR3). The TUSB1064, when configured in DisplayPort mode, monitors the native AUX traffic as it traverses between DisplayPort source and DisplayPort sink. For the purposes of reducing power, the TUSB1064 manages the number of active DisplayPort lanes based on the content of the AUX transactions. The TUSB1064 snoops native AUX writes to DisplayPort sink's DPCD registers 0x00101 (LANE\_COUNT\_SET) and 0x00600 (SET\_POWER\_STATE). TUSB1064disables/enables lanes based on value written to LANE\_COUNT\_SET. The TUSB1064 disables all lanes when SET\_POWER\_STATE is in the D3. Otherwise, active lanes are based on value of LANE\_COUNT\_SET.

DisplayPort AUX snooping is enabled by default but can be disabled by changing the AUX\_SNOOP\_DISABLE register. Once AUX snoop is disabled, management of TUSB1064 DisplayPort lanes are controlled through various configuration registers.

#### NOTE

AUX snooping feature is only supported when TUSB1064 is configured for I2C mode. When TUSB1064 is configured for GPIO mode, the AUX snoop feature is disabled and all four DP lanes are enabled if HPDIN is asserted high.

When TUSB1064's AUX snoop feature is enabled, the syncs defined by the DisplayPort standard must be received in order for AUX snoop feature to function properly. AUX writes to panel's DPCD address 0x00600 and 0x00101 should result in SET\_POWER\_STATE and LANE\_COUNT\_SET fields at TUSB1064's offset 0x12 to get set to the appropriate value. If these fields do not get set correctly, then incoming AUX may not be compliant. If this is the case, then it is best to disable AUX snoop by setting the AUX\_SNOOP\_DISABLE field at offset 0x13.

#### 8.3.3 4-level Inputs

The TUSB1064 has (I2C\_EN, EQ[1:0], DPEQ[1:0], and SSEQ[1:0]) 4-level inputs pins that are used to control the equalization gain and place TUSB1064 into different modes of operation. These 4-level inputs utilize a resistor divider to help set the 4 valid levels and provide a wider range of control settings. There is an internal 35 k $\Omega$  pull-up and a 95 k $\Omega$  pull-down. These resistors, together with the external resistor connection combine to achieve the desired voltage level.

LEVEL	SETTINGS
0	Option 1: Tie 1 K $\Omega$ 5% to GND. Option 2: Tie directly to GND.
R	Tie 20 KΩ 5% to GND.
F	Float (leave pin open)
1	Option 1: Tie 1 K $\Omega$ 5%to V <sub>CC</sub> . Option 2: Tie directly to V <sub>CC</sub> .

#### **Table 1. 4-Level Control Pin Settings**



### NOTE

All four-level inputs are latched on rising edge of internal reset. After t<sub>cfg\_hd</sub>, the internal pull-up and pull-down resistors will be isolated in order to save power.

#### 8.3.4 Receiver Linear Equalization

The purpose of receiver equalization is to compensate for channel insertion loss and the resulting inter-symbol interference in the system before the input or after the output of the TUSB1064. The receiver overcomes these losses by attenuating the low frequency components of the signals with respect to the high frequency components. The proper gain setting should be selected to match the channel insertion loss. Two 4-level input pins enable up to 16 possible equalization settings. USB3.1 upstream path, USB3.1 downstream path, and DisplayPort each have their own two 4-level inputs. The TUSB1064 also provides the flexibility of adjusting settings through I<sup>2</sup>C registers.

### 8.4 Device Functional Modes

#### 8.4.1 Device Configuration in GPIO Mode

The TUSB1064 is in GPIO configuration when I2C\_EN = "0". The TUSB1064 supports the following configurations: USB 3.1 only, 2 DisplayPort lanes + USB 3.1, or 4 DisplayPort lanes (no USB 3.1). The CTL1 pin controls whether DisplayPort is enabled. The combination of CTL1 and CTL0 selects between USB 3.1 only, 2 lanes of DisplayPort, or 4-lanes of DisplayPort as detailed in Table 2. The AUXp or AUXn to SBU1 or SBU2 mapping is controlled based on Table 3.

After power-up ( $V_{CC}$  from 0 V to 3.3 V), the TUSB1064 defaults to USB3.1 mode. The USB PD controller upon detecting no device attached to Type-C port or USB3.1 operation not required by attached device must take TUSB1064 out of USB3.1 mode by transitioning the CTL0 pin from L to H and back to L.

CTL1 PIN	CTL0 PIN	FLIP PIN	CONFIGURATION	VESA DisplayPort ALT MODE UFP_D CONFIGURATION
L	L	L	Power Down	—
L	L	Н	Power Down	_
L	Н	L	One Port USB 3.1 - No Flip	_
L	Н	Н	One Port USB 3.1 – With Flip	_
Н	L	L	4 Lane DP - No Flip	С
Н	L	Н	4 Lane DP – With Flip	С
Н	Н	L	One Port USB 3.1 + 2 Lane DP- No Flip	D
Н	Н	Н	One Port USB 3.1 + 2 Lane DP- With Flip	D

#### Table 2. GPIO Configuration Control

#### Table 3. GPIO AUXp or AUXn to SBU1 or SBU2 Mapping

CTL1 PIN	FLIP PIN	MAPPING
н	L	$\begin{array}{l} SBU1 \to AUXn \\ SBU2 \to AUXp \end{array}$
н	Н	$\begin{array}{l} SBU2 \to AUXn \\ SBU1 \to AUXp \end{array}$
L > 2 ms	Х	Open

Table 4 details the TUSB1064 mux routing. This table is valid for both I<sup>2</sup>C and GPIO configuration modes.



			FDOM	то
CTL1 PIN	CTL0 PIN	FLIP PIN	FROM	TO
		•		OUTPUT PIN
L	L	L	NA	NA
L	L	Н	NA	NA
			RX1p	SSRXp
L	н	L	RX1n	SSRXn
			SSTXp	TX1p
			SSTXn	TX1n
			RX2p	SSRXp
L	н	н	RX2n	SSRXn
<b>–</b>			SSTXp	TX2p
			SSTXn	TX2n
			TX2p	DP0p
			TX2n	DP0n
			RX2p	DP1p
н	L	L	RX2n	DP1n
п	L	L	RX1p	DP2p
			RX1n	DP2n
			TX1p	DP3p
			TX1n	DP3n
	L	. Н	TX1p	DP0p
			TX1n	DP0n
			RX1p	DP1p
			RX1n	DP1n
Н			RX2p	DP2p
			RX2n	DP2n
			TX2p	DP3p
			TX2n	DP3n
			RX1p	SSRXp
			RX1n	SSRXn
			SSTXp	TX1p
			SSTXn	TX1n
Н	Н	L	TX2p	DP0p
			TX2n	DP0n
			RX2p	DP1p
			RX2n	DP1n
			RX2p	SSRXp
			RX2p	SSRXp
			SSTXp	TX2p
			SSTXp	TX2p TX2n
н	Н	н	TX1p	DP0p
			TX1n	DP0n
			RX1p RX1n	DP1p DP1n

# Table 4. INPUT to OUTPUT Mapping

#### 8.4.2 Device Configuration In I<sup>2</sup>C Mode

The TUSB1064 is in I<sup>2</sup>C mode when I2C\_EN is not equal to "0". The same configurations defined in GPIO mode are also available in I<sup>2</sup>C mode. The TUSB1064 USB3.1 and DisplayPort configuration is controlled based on Table 5. The AUXp or AUXn to SBU1 or SBU2 mapping control is based on Table 6.

	REGISTERS		REGISTERS		VESA DisplayPort ALT MODE		
CTLSEL1	CTLSEL0	FLIPSEL	CONFIGURATION	UFP_D CONFIGURATION			
0	0	0	Power Down	—			
0	0	1	Power Down	—			
0	1	0	One Port USB 3.1 - No Flip	—			
0	1	1	One Port USB 3.1 – With Flip	—			
1	0	0	4 Lane DP - No Flip	С			
1	0	1	4 Lane DP – With Flip	С			
1	1	0	One Port USB 3.1 + 2 Lane DP- No Flip	D			
1	1	1	One Port USB 3.1 + 2 Lane DP- With Flip	D			

### Table 5. I<sup>2</sup>C Configuration Control

### Table 6. I<sup>2</sup>C AUXp or AUXn to SBU1 or SBU2 Mapping

	REGISTERS					
AUX_SBU_OVR	CTLSEL1	CTLSEL1 FLIPSEL				
00	1	0	$\begin{array}{l} SBU1 \to AUXn \\ SBU2 \to AUXp \end{array}$			
00	1	1	$\begin{array}{l} SBU2 \to AUXn \\ SBU1 \to AUXp \end{array}$			
00	0	Х	Open			
01	х	х	$\begin{array}{l} SBU1 \to AUXn \\ SBU2 \to AUXp \end{array}$			
10	х	х	$\begin{array}{c} SBU2 \to AUXn \\ SBU1 \to AUXp \end{array}$			
11	Х	Х	Open			

#### 8.4.3 DisplayPort Mode

The TUSB1064 supports up to four DisplayPort lanes at datarates up to 8.1 Gbps. TUSB1064 can be enabled for DisplayPort through GPIO control pin CTL1 or through I<sup>2</sup>C register CTLSEL1. When I2C\_EN is '0', DisplayPort is controlled based on Table 2. When not in GPIO mode, DisplayPort functionality is controlled through I<sup>2</sup>C registers. Data transfer through the DisplayPort lanes is further controlled by the HPDIN pin. DisplayPort needs to be enabled using CTL1 pin or CTLSEL1 register and also HPDIN needs to be pulled high for the DisplayPort data trasfer to be enabled through the DisplayPort lanes.



#### 8.4.4 Linear EQ Configuration

Each of the TUSB1064 receiver lanes has individual controls for receiver equalization. The receiver equalization gain value can be controlled either through  $l^2C$  registers or through GPIOs. details the gain value for each available combination when TUSB1064 is in GPIO mode. These same options are also available in  $l^2C$  mode by updating registers DP0EQ\_SEL, DP1EQ\_SEL, DP2EQ\_SEL, DP3EQ\_SEL, EQ1\_SEL, EQ2\_SEL, and SSEQ\_SEL. Each of the 4-bit EQ configuration registers is mapped to the configuration pins as follows: x\_SEL = {x1[1:0],x0[1:0]} where xn[1:0] are the EQ configuration pins with pin levels mapped to 2-bit values as: 0 = 00, R = 01, F = 10, 1 = 11.

	USB3.1 UPSTREAM FACING PORTS			USB 3.1 DOWNSTREAM FACING PORT			ALL DISPLAYPORT LANES		
Equalization Setting #	EQ1 PIN LEVEL	EQ0 PIN LEVEL	EQ GAIN at 5 GHz (dB)	SSEQ1 PIN LEVEL	SSEQ0 PIN LEVEL	EQ GAIN at 5 GHz (dB)	DPEQ1 PIN LEVEL	DPEQ0 PIN LEVEL	EQ GAIN at 4.05 GHz (dB)
0	0	0	-1.5	0	0	-3.0	0	0	-0.3
1	0	R	0.7	0	R	-0.8	0	R	1.6
2	0	F	2.2	0	F	-0.7	0	F	3.0
3	0	1	3.7	0	1	2.2	0	1	4.4
4	R	0	4.7	R	0	3.3	R	0	5.4
5	R	R	5.8	R	R	4.3	R	R	6.5
6	R	F	6.6	R	F	5.1	R	F	7.3
7	R	1	7.4	R	1	6.0	R	1	8.1
8	F	0	8.1	F	0	6.7	F	0	8.9
9	F	R	8.7	F	R	7.3	F	R	9.5
10	F	F	9.2	F	F	7.8	F	F	10.0
11	F	1	9.7	F	1	8.3	F	1	10.6
12	1	0	10	1	0	8.6	1	0	11.0
13	1	R	10.4	1	R	9.0	1	R	11.4
14	1	F	10.7	1	F	9.3	1	F	11.8
15	1	1	11.1	1	1	9.7	1	1	12.1

 Table 7. TUSB1064 Receiver Equalization GPIO Control

#### 8.4.5 USB3.1 Modes

The TUSB1064 monitors the physical layer conditions like receiver termination, electrical idle, LFPS, and SuperSpeed signaling rate to determine the state of the USB3.1 interface. Depending on the state of the USB 3.1 interface, the TUSB1064 can be in one of four primary modes of operation when USB 3.1 is enabled (CTL0 = H or CTLSEL0 = 1b1): Disconnect, U2/U3, U1, and U0.

The Disconnect mode is the state in which TUSB1064 has not detected far-end termination on upstream facing port (UFP) or downstream facing port (DFP). The disconnect mode is the lowest power mode of each of the four modes. The TUSB1064 remains in this mode until far-end receiver termination has been detected on both UFP and DFP. The TUSB1064 immediately exits this mode and enter U0 once far-end termination is detected.

Once in U0 mode, the TUSB1064 will redrive all traffic received on UFP and DFP. U0 is the highest power mode of all USB3.1 modes. The TUSB1064 remains in U0 mode until electrical idle occurs on both UFP and DFP. Upon detecting electrical idle, the TUSB1064 immediately transitions to U1.

The U1 mode is the intermediate mode between U0 mode and U2/U3 mode. In U1 mode, the TUSB1064 UFP and DFP receiver termination remains enabled. The UFP and DFP transmitter DC common mode is maintained. The power consumption in U1 is similar to power consumption of U0.

Next to the disconnect mode, the U2/U3 mode is next lowest power state. While in this mode, the TUSB1064 periodically performs far-end receiver detection. Anytime the far-end receiver termination is not detected on either UFP or DFP, the TUSB1064 leaves the U2/U3 mode and transitions to the Disconnect mode. It also monitors for a valid LFPS. Upon detection of a valid LFPS, the TUSB1064 immediately transitions to the U0 mode. In U2/U3 mode, the TUSB1064 receiver terminations remain enabled but the TX DC common mode voltage is not maintained.

**TUSB1064** 

SLLSF48C - MARCH 2018 - REVISED SEPTEMBER 2019

TUSB1064 SLLSF48C – MARCH 2018 – REVISED SEPTEMBER 2019



www.ti.com

### 8.4.6 Operation Timing – Power Up






Table 8	<b>B</b> .	Power-Up	Timing <sup>(1)(2)</sup>
---------	------------	----------	--------------------------

PARAMETER		MIN	MAX	UNIT
t <sub>d_pg</sub>	V <sub>CC</sub> (minimum) to Internal Power Good asserted high		500	μs
t <sub>cfg_su</sub>	CFG(1) pins setup(2)	50		μs
t <sub>cfg_hd</sub>	CFG(1) pins hold	10		μs
t <sub>CTL_DB</sub>	CTL[1:0] and FLIP pin debounce		16	ms
t <sub>VCC_RAMP</sub>	VCC supply ramp requirement	0.1	100	ms

(1) Following pins comprise CFG pins: I2C\_EN, EQ[1:0], SSEQ[1:0], and DPEQ[1:0].

(2) Recommend CFG pins are stable when  $V_{CC}$  is at minimum value.



### 8.5 Programming

For further programmability, the TUSB1064 can be controlled using I<sup>2</sup>C. The SCL and SDA pins are used for I<sup>2</sup>C clock and I<sup>2</sup>C data respectively.

DPEQ0/A1 PIN LEVEL	SSEQ0/A0 PIN LEVEL	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (W/R)
0	0	1	0	0	0	1	0	0	0/1
0	R	1	0	0	0	1	0	1	0/1
0	F	1	0	0	0	1	1	0	0/1
0	1	1	0	0	0	1	1	1	0/1
R	0	0	1	0	0	0	0	0	0/1
R	R	0	1	0	0	0	0	1	0/1
R	F	0	1	0	0	0	1	0	0/1
R	1	0	1	0	0	0	1	1	0/1
F	0	0	0	1	0	0	0	0	0/1
F	R	0	0	1	0	0	0	1	0/1
F	F	0	0	1	0	0	1	0	0/1
F	1	0	0	1	0	0	1	1	0/1
1	0	0	0	0	1	1	0	0	0/1
1	R	0	0	0	1	1	0	1	0/1
1	F	0	0	0	1	1	1	0	0/1
1	1	0	0	0	1	1	1	1	0/1

#### Table 9. TUSB1064 I<sup>2</sup>C Target Address

The following procedure should be followed to write to TUSB1064 I<sup>2</sup>C registers:

- 1. The master initiates a write operation by generating a start condition (S), followed by the TUSB1064 7-bit address and a zero-value "W/R" bit to indicate a write cycle.
- 2. The TUSB1064 acknowledges the address cycle.
- The master presents the sub-address (I<sup>2</sup>C register within TUSB1064) to be written, consisting of one byte of data, MSB-first.
- 4. The TUSB1064 acknowledges the sub-address cycle.
- 5. The master presents the first byte of data to be written to the  $I^2C$  register.
- 6. The TUSB1064 acknowledges the byte transfer.
- 7. The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the TUSB1064.
- 8. The master terminates the write operation by generating a stop condition (P).

The following procedure should be followed to read the TUSB1064 I<sup>2</sup>C registers:

- 1. The master initiates a read operation by generating a start condition (S), followed by the TUSB1064 7-bit address and a one-value "W/R" bit to indicate a read cycle.
- 2. The TUSB1064 acknowledges the address cycle.
- The TUSB1064 transmit the contents of the memory registers MSB-first starting at register 00h or last read sub-address+1. If a write to the I<sup>2</sup>C register occurred prior to the read, then the TUSB1064 shall start at the sub-address specified in the write.
- 4. The TUSB1064 shall wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I<sup>2</sup>C master acknowledges reception of each data byte transfer.
- 5. If an ACK is received, the TUSB1064 transmits the next byte of data.
- 6. The master terminates the read operation by generating a stop condition (P).

The following procedure should be followed for setting a starting sub-address for I<sup>2</sup>C reads:

- 1. The master initiates a write operation by generating a start condition (S), followed by the TUSB1064 7-bit address and a zero-value "W/R" bit to indicate a write cycle.
- 2. The TUSB1064 acknowledges the address cycle.
- 3. The master presents the sub-address (I<sup>2</sup>C register within TUSB1064) to be written, consisting of one byte of data, MSB-first.

NSTRUMENTS

EXAS

www.ti.com

- 4. The TUSB1064 acknowledges the sub-address cycle.
- 5. The master terminates the write operation by generating a stop condition (P).

#### NOTE

If no sub-addressing is included for the read procedure, and reads start at register offset 00h and continue byte by byte through the registers until the  $I^2C$  master terminates the read operation. If a  $I^2C$  address write occurred prior to the read, then the reads start at the sub-address specified by the address write.

### Table 10. Register Legend

ACCESS TAG	NAME	MEANING				
R	Read	The field may be read by software				
W	Write	he field may be written by software				
S	Set	The field may be set by a write of one. Writes of zeros to the field have no effect.				
С	Clear	The field may be cleared by a write of one. Write of zero to the field have no effect.				
U	Update	Hardware may autonomously update this field.				
NA	No Access	Not accessible or not applicable				



#### 8.6 Register Maps

#### 8.6.1 General Register (address = 0x0A) [reset = 00000001]

#### Figure 18. General Registers

7	6	5	4	3	2	1 0
Rese	erved	Reserved	EQ_OVERRID E	HPDIN_OVRRI DE	FLIPSEL	CTLSEL[1:0].
F	र	R	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### **Table 11. General Registers**

Bit	Field	Туре	Reset	Description
7:5	Reserved.	R	00	Reserved.
4	EQ_OVERRIDE	R/W	0	Setting of this field will allow software to use EQ settings from registers instead of value sample from pins. 0 – EQ settings based on sampled state of the EQ pins (SSEQ[1:0], EQ[1:0], and DPEQ[1:0]). 1 – EQ settings based on programmed value of each of the EQ registers
3	DP_EN_CTRL	R/W	0	Controls whether DisplayPort functionality is controlled by CTLSEL1 register or CTL1 pin. 0 – DisplayPort enable/disable is based on CTLSEL1 register. 1 – DisplayPort enable/disable is based on state of CTL1 pin.
2	FLIPSEL	R/W	0	FLIPSEL. Refer to Table 5 and Table 6 for this field functionality.
1:0	CTLSEL[1:0].	R/W	01	<ul> <li>00 – Disabled. All RX and TX for USB3 and DisplayPort are disabled.</li> <li>01 – USB3.1 only enabled. (Default)</li> <li>10 – Four DisplayPort lanes enabled.</li> <li>11 – Two DisplayPort lanes and one USB3.1</li> </ul>

#### 8.6.2 DisplayPort Control/Status Registers (address = 0x10) [reset = 00000000]

#### Figure 19. DisplayPort Control/Status Registers (0x10)

7	6	5	4	3	2	1	0
DP1EQ_SEL					DP3E0	Q_SEL	
R/W/U					R/V	V/U	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 12. DisplayPort Control/Status Registers (0x10)

Bit	Field	Туре	Reset	Description
7:4	DP1EQ_SEL	R/W/U	0000	Field selects EQ level for DP lane 1. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of DPEQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for DP lane 1 based on value written to this field.
3:0	DP3EQ_SEL	R/W/U	0000	Field selects EQ level for DP lane 3. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of DPEQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for DP lane 3 based on value written to this field.

STRUMENTS

XAS

### 8.6.3 DisplayPort Control/Status Registers (address = 0x11) [reset = 00000000]

#### Figure 20. DisplayPort Control/Status Registers (0x11)

7	6	5	4	3	2	1	0
	DP0E0	Q_SEL			DP2E	Q_SEL	
	R/W/U				R/\	N/U	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 13. DisplayPort Control/Status Registers (0x11)

Bit	Field	Туре	Reset	Description
7:4	DP0EQ_SEL	R/W/U	0000	Field selects EQ level for DP lane 0. When EQ_OVERRIDE = $1$ 'b0, this field reflects the sampled state of DPEQ[1:0] pins. When EQ_OVERRIDE = $1$ 'b1, software can change the EQ setting for DP lane 0 based on value written to this field.
3:0	DP2EQ_SEL	R/W/U	0000	Field selects EQ level for DP lane 2. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of DPEQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for DP lane 2 based on value written to this field.

#### 8.6.4 DisplayPort Control/Status Registers (address = 0x12) [reset = 00000000]

#### Figure 21. DisplayPort Control/Status Registers (0x12)

7	6	5	4	3	2	1	0
Reserved	SET_POW	ER_STATE		l	LANE_COUNT_SE	T	
R	R	U			RU		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 14. DisplayPort Control/Status Registers (0x12)

Bit	Field	Туре	Reset	Description
7	Reserved	R	0	Reserved
6:5	SET_POWER_STATE	R/U	00	This field represents the snooped value of the AUX write to DPCD address 0x00600. When AUX_SNOOP_DISABLE = 1'b0, the TUSB1064 will enable/disable DP lanes based on the snooped value. When AUX_SNOOP_DISABLE = 1'b1, then DP lane enable/disable are determined by state of DPx_DISABLE registers, where $x = 0, 1, 2, \text{ or } 3$ . This field is reset to 2'b00 by hardware when CTLSEL1 changes from a 1'b1 to a 1'b0.
4:0	LANE_COUNT_SET	R/U	00000	This field represents the snooped value of AUX write to DPCD address 0x00101 register. When AUX_SNOOP_DISABLE = 1'b0, TUSB1064 will enable DP lanes specified by the snoop value. Unused DP lanes will be disabled to save power. When AUX_SNOOP_DISABLE = 1'b1, then DP lanes enable/disable are determined by DPx_DISABLE registers, where $x = 0, 1, 2, or$ 3. This field is reset to 0x0 by hardware when CTLSEL1 changes from a 1'b1 to a 1'b0.



## 8.6.5 DisplayPort Control/Status Registers (address = 0x13) [reset = 00000000]

7	6	5	4	3	2	1	0
AUX_SNOOP_ DISABLE	Reserved	AUX_SB	J_OVR	DP3_DISABLE	DP2_DISABLE	DP1_DISABLE	DP0_DISABLE
R/W	R	R/V	V	R/W	R/W	R/W	R/W

#### Figure 22. DisplayPort Control/Status Registers (0x13)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Bit	Field	Туре	Reset	Description
7	AUX_SNOOP_DISABLE	R/W	0	0 – AUX snoop enabled. (Default) 1 – AUX snoop disabled.
6	Reserved	R	0	Reserved
5:4	AUX_SBU_OVR	R/W	00	This field overrides the AUXp or AUXn to SBU1 or SBU2 connect and disconnect based on CTL1 and FLIP. Changing this field to 2'b01 or 2'b10 will allow traffic to pass through AUX to SBU regardless of the state of CTLSEL1 and FLIPSEL register 00 – AUX to SBU connect/disconnect determined by CTLSEL1 and FLIPSEL (Default) 01 – AUXn -> SBU1 and AUXp -> SBU2 connection always enabled. 10 – AUXn -> SBU2 and AUXp -> SBU1 connection always enabled. 11 – AUX to SBU open.
3	DP3_DISABLE	R/W	0	When AUX_SNOOP_DISABLE = 1'b1, this field can be used to enable or disable DP lane 3. When AUX_SNOOP_DISABLE = 1'b0, changes to this field will have no effect on lane 3 functionality. 0 – DP Lane 3 Enabled (default) 1 – DP Lane 3 Disabled.
2	DP2_DISABLE	R/W	0	When AUX_SNOOP_DISABLE = 1'b1, this field can be used to enable or disable DP lane 2. When AUX_SNOOP_DISABLE = 1'b0, changes to this field will have no effect on lane 2 functionality. 0 – DP Lane 2 Enabled (default) 1 – DP Lane 2 Disabled.
1	DP1_DISABLE	R/W	0	When AUX_SNOOP_DISABLE = 1'b1, this field can be used to enable or disable DP lane 1. When AUX_SNOOP_DISABLE = 1'b0, changes to this field will have no effect on lane 1 functionality. 0 – DP Lane 1 Enabled (default) 1 – DP Lane 1 Disabled.
0	DP0_DISABLE	R/W	0	DISABLE. When AUX_SNOOP_DISABLE = 1'b1, this field can be used to enable or disable DP lane 0. When AUX_SNOOP_DISABLE = 1'b0, changes to this field will have no effect on lane 0 functionality. 0 – DP Lane 0 Enabled (default) 1 – DP Lane 0 Disabled.

#### Table 15. DisplayPort Control/Status Registers (0x13)

### 8.6.6 USB3.1 Control/Status Registers (address = 0x20) [reset = 00000000]

### Figure 23. USB3.1 Control/Status Registers (0x20)

7	6	5	4	3	2	1	0	
	EQ2	_SEL		EQ1_SEL				
	R/V	V/U			R/V	V/U		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

NSTRUMENTS

www.ti.com

EXAS

Bit Field Туре Reset Description Field selects EQ level for USB3.1 RX2 receiver. When EQ\_OVERRIDE = 1'b0, this field reflects the sampled state of 7:4 EQ2\_SEL R/W/U 0000 EQ[1:0] pins. When EQ\_OVERRIDE = 1'b1, software can change the EQ setting for USB3.1 RX2 receiver based on value written to this field. Field selects EQ level for USB3.1 RX1 receiver. When  $EQ_OVERRIDE = 1$ 'b0, this field reflects the sampled state of EQ[1:0] pins. When  $EQ_OVERRIDE = 1$ 'b1, software can R/W/U 0000 EQ1\_SEL 3:0 change the EQ setting for USB3.1 RX1 receiver based on value written to this field.

#### Table 16. USB3.1 Control/Status Registers (0x20)

# 8.6.7 USB3.1 Control/Status Registers (address = 0x21) [reset = 00000000]

7	6	5	4	3	2	1	0
	Res	erved		SSEQ_SEL			
		۲			R/V	V/U	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 17. USB3.1	Control/Status	Registers (0x21)
------------------	----------------	------------------

Bit	Field	Туре	Reset	Description
7:4	Reserved	R	0000	Reserved
3:0	SSEQ_SEL	R/W/U	0000	Field selects EQ for USB3.1 SSTXP/N receiver. When EQ_OVERRIDE = 1'b0, this field reflects the sampled state of SSEQ[1:0] pins. When EQ_OVERRIDE = 1'b1, software can change the EQ setting for USB3.1 SSTXP/N receiver based on value written to this field.



#### 8.6.8 USB3.1 Control/Status Registers (address = 0x22) [reset = 00000000]

7	6	5	4	3	2	1	0
CM_ACTIVE	LFPS_EQ	U2U3_LFPS_D EBOUNCE	DISABLE_U2U 3_RXDET	DFP_RXDE	T_INTERVAL	USB3_COMPL	IANCE_CTRL
R/U	R/W	R/W	R/W	R	/W	R/	W

#### Figure 25. USB3.1 Control/Status Registers (0x22)

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 18. USB3.1 Control/Status Registers (0x22)

Bit	Field	Туре	Reset	Description
7	CM_ACTIVE	R/U	0	0 -device not in USB 3.1 compliance mode. (Default) 1 -device in USB 3.1 compliance mode
6	LFPS_EQ	R/W	0	Controls whether settings of EQ based on EQ1_SEL, EQ2_SEL and SSEQ_SEL applies to received LFPS signal. 0 – EQ set to zero when receiving LFPS (default) 1 – EQ set to EQ1_SEL, EQ2_SEL, and SSEQ_SEL when receiving LFPS.
5	U2U3_LFPS_DEBOUNCE	R/W	0	0 – No debounce of LFPS before U2/U3 exit. (Default) 1 – 200us debounce of LFPS before U2/U3 exit.
4	DISABLE_U2U3_RXDET	R/W	0	0 – Rx.Detect in U2/U3 enabled. (Default) 1 – Rx.Detect in U2/U3 disabled.
3:2	DFP_RXDET_INTERVAL	R/W	00	This field controls the Rx.Detect interval for the Downstream facing port (TX1P/N and TX2P/N). 00 – 8 ms 01 – 12 ms (default) 10 – Reserved 11 – Reserved
1:0	USB3_COMPLIANCE_CTRL	R/W	00	00 – FSM determined compliance mode. (Default) 01 – Compliance Mode enabled in DFP direction (SSTX -> TX1/TX2) 10 – Compliance Mode enabled in UFP direction (RX1/RX2 -> SSRX) 11 – Compliance Mode Disabled.

Texas Instruments

www.ti.com

## 9 Application and Implementation


#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TUSB1064 is a linear redriver designed specifically to compensation for intersymbol interference (ISI) jitter caused by signal attenuation through a passive medium like PCB traces and cables. Because the TUSB1064 has four independent DisplayPort 1.4 inputs, one upstream facing USB 3.1 Gen 2 input, and two downstream facing USB 3.1 Gen 2 inputs, it can be optimized to correct ISI on all those seven inputs through 16 different equalization choices. Placing the TUSB1064 between a USB3.1 Host/DisplayPort 1.4 GPU and a USB3.1 Type-C receptacle can correct signal integrity issues resulting in a more robust system.

#### 9.2 Typical Application







### **Typical Application (continued)**

#### 9.2.1 Design Requirements

For this design example, use the parameters shown in Table 19.

PARAMETER	VALUE						
A to B PCB trace length, X <sub>AB</sub>	12 inches						
C to D PCB trace length, X <sub>CD</sub>	12 inches						
E to F PCB trace length, X <sub>EF</sub>	2 inches						
G to H PCB trace length, X <sub>GH</sub>	2 inches						
PCB trace width	4 mils						
AC-coupling capacitor (75 nF to 265 nF)	100 nF						
VCC supply (3 V to 3.6 V)	3.3 V						
I2C Mode or GPIO Mode	I2C Mode. (I2C_EN pin != "0")						
1.8V or 3.3V I2C Interface	3.3V I2C. Pull-up the I2C_EN pin to 3.3V with a 1K ohm resistor. CTL1, EQ[1:0], SSEQ[1:0], and DPEQ[1:0] pin unconnected.						
EQ setting for DisplayPort Lanes	EQ Setting # 5 (Register 0x0A[4] = 1'b1, 0x10 = 0x55; 0x11 = 0x55)						
EQ setting for Downstream USB Data Path	EQ Setting # 6 (Register 0x0A[4] = 1'b1, 0x20 = 0x66)						
EQ setting for Upstream USB Data Path	EQ Setting # 6 (Register 0x0A[4] = 1'b1, 0x21 = 0x08)						


#### **Table 19. Design Parameters**

#### 9.2.2 Detailed Design Procedure

A typical usage of the TUSB1064 device is shown in Figure 27. The device can be controlled either through its GPIO pins or through its I<sup>2</sup>C interface. In the example shown below, a Type-C PD controller is used to configure the device through the I<sup>2</sup>C interface. In I2C mode, the equalization settings for each receiver can be independently controlled through I2C registers. For this reason, the configuration pin CTL1 and all of the equalization pins (EQ[1:0], SSEQ[1:0], and DPEQ[1:0]) can be left unconnected. If these pins are left unconnected, the TUSB1064 7-bit I2C slave address will be 0x12 because both DPEQ/A1 and SSEQ0/A0 will be at pin level "F". If a different I2C slave address.












#### 9.2.3 Support for DisplayPort UFP\_D Pin Assignment E

The TUSB1064 device can be used in a system that handles DisplayPort UFP\_D Pin Assignment E use-case if special measures are taken as described below. With UFP\_D Pin Assignment E, the polarity of both the main link and AUX signals is inverted on the Type-C receptacle pins relative to Pin Assignment C. Moreover, on the Type-C receptacle, the location of Lane 0 is swapped with Lane 1 and that of Lane 2 is swapped with Lane 3 relative to Pin Assignment C. For correct reception of the DisplayPort video signal, the system has to comprehend the above-described signaling variation.

The use of the TUSB1064 device in a system that handles Pin Assignment E depends on whether AUX-to-SBU switching of the DisplayPort AUX signal is performed internally by the TUSB1064 or by external devices such as a PD controller. It also depends on the configuration mode used: I<sup>2</sup>C Mode or GPIO Mode. In all those scenarios the TUSB1064 passes the polarity of the Main Link signals as received. The DisplayPort sink has to handle the polarity inversion of those signals. Moreover, the DisplayPort sink has to handle the lane swapping with the following lane-to-pin mapping as received by the TUSB1064 device: Lane 0  $\rightarrow$  DP1, Lane 1  $\rightarrow$  DP0, Lane 2  $\rightarrow$  DP3, and Lane 3  $\rightarrow$  DP2.

The use-case with the AUX-to-SBU switching performed internally by the TUSB1064 device is shown in Figure 28. If the TUSB1064 device configuration is through the I<sup>2</sup>C Mode, AUX snooping has to be disabled by setting AUX\_SNOOP\_DISABLE register 0x13[7] = 1'b1, and manual AUX-to-SBU switching has to be performed through the AUX\_SBU\_OVR register 0x13[5:4]: AUX\_SBU\_OVR = 2'b01 for normal USB Type-C plug orientation, or AUX\_SBU\_OVR = 2'b10 for flipped USB Type-C plug orientation when Pin Assignment E signals are received. If the TUSB1064 device configuration is through the GPIO Mode, all 4 DisplayPort lanes are automatically activated. The DisplayPort sink device has to handle the polarity inversion of both the AUX and Main Link signals as well as main link lane swapping.



Copyright © 2017, Texas Instruments Incorporated


### Figure 28. DisplayPort AUX Connections for UFP\_D Pin Assignment E with Internal AUX Switching



#### TUSB1064 SLLSF48C – MARCH 2018 – REVISED SEPTEMBER 2019

www.ti.com


The use-case with the AUX-to-SBU switching performed by an external device is shown in Figure 29. In this case, it is assumed that the PD controller is capable of correcting the polarity inversion of the AUX signal and the TUSB1064 is provided with the corrected polarity of the AUX signal through its AUXp/AUXn pins. If the TUSB1064 device configuration is through the I<sup>2</sup>C Mode, AUX snooping should be disabled by setting AUX\_SNOOP\_DISABLE register 0x13[7] = 1'b1. The DisplayPort sink device has to handle the polarity inversion of the Main Link signals as well as the Main Link lane swapping.



Copyright © 2017, Texas Instruments Incorporated

#### Figure 29. DisplayPort AUX Connections for UFP\_D Pin Assignment E with External AUX Switching

#### 9.2.4 PCB Insertion Loss Curves








### 9.3 System Examples

## 9.3.1 USB 3.1 Only

The TUSB1064 is in USB3.1 only when the CTL1 pin is low and CTL0 pin is high.



Copyright © 2017, Texas Instruments Incorporated

Figure 31. USB3.1 Only – No Flip (CTL1 = L, CTL0 = H, FLIP = L)



# System Examples (continued)




Figure 32. USB3.1 Only – With Flip (CTL1 = L, CTL0 = H, FLIP = H)



#### System Examples (continued)

#### 9.3.2 USB 3.1 and 2 Lanes of DisplayPort

The TUSB1064 operates in USB3.1 and 2 Lanes of DisplayPort mode when the CTL1 pin is high and CTL0 pin is high.





Figure 33. USB3.1 + 2 Lane DP – No Flip (CTL1 = H, CTL0 = H, FLIP = L)



### System Examples (continued)



Copyright © 2016, Texas Instruments Incorporated


Figure 34. USB 3.1 + 2 Lane DP - Flip (CTL1 = H, CTL0 = H, FLIP = H)



#### System Examples (continued)

### 9.3.3 DisplayPort Only

The TUSB1064 operates in 4 Lanes of DisplayPort only mode when the CTL1 pin is high and CTL0 pin is low.



Copyright © 2017, Texas Instruments Incorporated

Figure 35. Four Lane DP – No Flip (CTL1 = H, CTL0 = L, FLIP = L)

### System Examples (continued)




Figure 36. Four Lane DP – With Flip (CTL1 = H, CTL0 = L, FLIP = H)

### 10 Power Supply Recommendations

The TUSB1064 is designed to operate with a 3.3-V power supply. Levels above those listed in the table should not be used. If using a higher voltage system power supply, a voltage regulator can be used to step down to 3.3 V. Decoupling capacitors should be used to reduce noise and improve power supply integrity. A  $0.1-\mu$ F capacitor should be used on each power pin.



### 11 Layout

#### 11.1 Layout Guidelines

- 1. RXP/N and TXP/N pairs should be routed with controlled 90- $\Omega$  differential impedance (±15%).
- 2. Keep away from other high speed signals.
- 3. Intra-pair routing should be kept to within 2 mils.
- 4. Length matching should be near the location of mismatch.
- 5. Each pair should be separated at least by 3 times the signal trace width.
- 6. The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This will minimize any length mismatch causes by the bends and therefore minimize the impact bends have on EMI.
- 7. Route all differential pairs on the same of layer.
- 8. The number of VIAS should be kept to a minimum. It is recommended to keep the VIAS count to 2 or less.
- 9. Keep traces on layers adjacent to ground plane.
- 10. Do NOT route differential pairs over any plane split.
- 11. Adding Test points will cause impedance discontinuity, and therefore, negatively impact signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes a stub on the differential pair.

#### 11.2 Layout Example




Figure 37. Layout Example

#### TEXAS INSTRUMENTS

www.ti.com

### **12 Device and Documentation Support**

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments. USB Type-C is a trademark of USB Implementers Forum. DisplayPort is a trademark of VESA. All other trademarks are the property of their respective owners.

#### **12.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	•	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TUSB1064IRNQR	ACTIVE	WQFN	RNQ	40	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB64	Samples
TUSB1064IRNQT	ACTIVE	WQFN	RNQ	40	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TUSB64	Samples
TUSB1064RNQR	ACTIVE	WQFN	RNQ	40	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	TUSB64	Samples
TUSB1064RNQT	ACTIVE	WQFN	RNQ	40	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	TUSB64	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nomina Device	1	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB1064IRNQR	WQFN	RNQ	40	3000	330.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TUSB1064IRNQT	WQFN	RNQ	40	250	180.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TUSB1064RNQR	WQFN	RNQ	40	3000	330.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2
TUSB1064RNQT	WQFN	RNQ	40	250	180.0	12.4	4.3	6.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

24-Sep-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB1064IRNQR	WQFN	RNQ	40	3000	367.0	367.0	35.0
TUSB1064IRNQT	WQFN	RNQ	40	250	210.0	185.0	35.0
TUSB1064RNQR	WQFN	RNQ	40	3000	367.0	367.0	35.0
TUSB1064RNQT	WQFN	RNQ	40	250	210.0	185.0	35.0


# **RNQ0040A**



# **PACKAGE OUTLINE**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RNQ0040A**

# **EXAMPLE BOARD LAYOUT**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# **RNQ0040A**

# **EXAMPLE STENCIL DESIGN**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated