











### ADC121S101, ADC121S101-Q1

SNAS304H - JANUARY 2006-REVISED APRIL 2016

# ADC121S101x Single-Channel, 0.5 to 1-Msps, 12-Bit Analog-to-Digital Converter

### Features

- Specified Over a Range of Sample Rates
- 6-Pin WSON and SOT-23 Packages
- Variable Power Management
- Single Power Supply With 2.7 V to 5.25 V Range
- SPI™, QSPI™, MICROWIRE, and DSP Compatible
- AEC-Q100 Grade 1 Qualified
- DNL: +0.5 / -0.3 LSB (Typical)
- INL: ±0.40 LSB (Typical)
- Power Consumption:
  - 3-V Supply: 2 mW (Typical)
  - 5-V Supply: 10 mW (Typical)

# **Applications**

- Portable Systems
- Remote Data Acquisition
- Instrumentation and Control Systems
- Automotive

# 3 Description

The ADC121S101 is a low-power, single-channel CMOS 12-bit analog-to-digital converter with a highspeed serial interface. Unlike the conventional practice of specifying performance at a single sample rate only, the ADC121S101 is fully specified over a sample rate range of 500 ksps to 1 Msps. The converter is based upon a successive-approximation register architecture with an internal track-and-hold circuit.

The output serial data is straight binary, and is compatible with several standards, such as SPI™, QSPI™, MICROWIRE, and many common DSP serial interfaces.

The ADC121S101 operates with a single supply with a range from 2.7 V to 5.25 V. Normal power consumption using a 3 V or 5 V supply is 2 mW and 10 mW, respectively. The power-down feature reduces the power consumption to as low as 2.6 µW using a 5-V supply.


The ADC121S101 is packaged in 6-pin WSON and SOT-23 packages. Operation over the temperature range of -40°C to 125°C is specified.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ADC121S101	WSON (6)	2.50 mm × 2.20 mm
	SOT-23 (6)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.







### **Table of Contents**

1	Features 1		8.3 Feature Description	13
2	Applications 1		8.4 Device Functional Modes	15
3	Description 1	9	Application and Implementation	17
4	Revision History2		9.1 Application Information	17
5	Device Comparison Table3		9.2 Typical Application	17
6	Pin Configuration and Functions	10	Power Supply Recommendations	19
7			10.1 Power Management	19
′	Specifications		10.2 Power Supply Noise Considerations	
	7.1 Absolute Maximum Ratings	11	Layout	20
	7.2 ESD Ratings: ADC121S101		11.1 Layout Guidelines	
	7.3 ESD Ratings: ADC121S101-Q14		11.2 Layout Example	
	7.4 Recommended Operating Conditions		Device and Documentation Support	
	7.6 Electrical Characteristics		12.1 Device Support	
	7.7 Timing Requirements		12.2 Community Resources	
	7.8 Typical Characteristics		12.3 Trademarks	
8			12.4 Electrostatic Discharge Caution	22
0	Detailed Description		12.5 Glossary	
	8.1 Overview       12         8.2 Functional Block Diagram       13	13	Mechanical, Packaging, and Orderable Information	

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision G (January 2014) to Revision H

Page

### Changes from Revision F (May 2013) to Revision G

Page

## Changes from Revision E (May 2013) to Revision F

Page

Submit Documentation Feedback




# 5 Device Comparison Table<sup>(1)</sup>

RESOLUTION	SPECIFIED SAMPLE RATE RANGE					
	50 TO 200 KSPS	200 TO 500 KSPS	500 KSPS TO 1 MSPS			
12 Bits	ADC121S021	ADC121S051	ADC121S101			
10 Bits	ADC101S021	ADC101S051	ADC101S101			
8 Bits	ADC081S021	ADC081S051	ADC081S101			

<sup>(1)</sup> All devices are fully pin and function compatible.

# 6 Pin Configuration and Functions



#### **Pin Functions**

	PIN TYPE <sup>(1)</sup>		DESCRIPTION
NO.	NAME	IIFE.	DESCRIP HON
1	$V_{A}$	Р	Positive supply pin. This pin must be connected to a quiet 2.7-V to 5.25-V source and bypassed to GND with a 1-µF capacitor and a 0.1-µF monolithic capacitor located within 1 cm of the power pin.
2	GND	G	The ground return for the supply and signals.
3	$V_{IN}$	I	Analog input. This signal can range from 0 V to V <sub>A</sub> .
4	SCLK	I	Digital clock input. This clock directly controls the conversion and readout processes.
5	SDATA	0	Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin.
6	<u>cs</u>	I	Chip select. On the falling edge of $\overline{\text{CS}}$ , a conversion process begins.
PAD	GND	G	For package suffix CISD(X) only. TI recommends connecting the center pad to ground.

(1) G = Ground, I = Input, O = Output, P = Power



# 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)(3)

	MIN	MAX	UNIT
Analog supply voltage, V <sub>A</sub>	-0.3	6.5	V
Voltage on any digital pin to GND	-0.3	6.5	V
Voltage on any analog pin to GND	-0.3	$V_A + 0.3$	V
Input current at any pin <sup>(4)</sup>		±10	mA
Package input current <sup>(4)</sup>		±20	mA
Power consumption at T <sub>A</sub> = 25°C	S	ee <sup>(5)</sup>	
Junction temperature, T <sub>J</sub>		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are measured with respect to GND = 0 V (unless otherwise specified).

- (4) When the input voltage at any pin exceeds the power supply (that is, V<sub>IN</sub> < GND or V<sub>IN</sub> > V<sub>A</sub>), the current at that pin must be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two. The *Absolute Maximum Ratings* does not apply to the V<sub>A</sub> pin. The current into the V<sub>A</sub> pin is limited by the Analog Supply Voltage specification.
- (5) The absolute maximum junction temperature (T<sub>J</sub>max) for this device is 150°C. The maximum allowable power dissipation is dictated by T<sub>J</sub>max, the junction-to-ambient thermal resistance (θ<sub>JA</sub>), and the ambient temperature (T<sub>A</sub>), and can be calculated using the formula P<sub>D</sub>max = (T<sub>J</sub>max ¬ T<sub>A</sub>) / θ<sub>JA</sub>. The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (that is, when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Such conditions must always be avoided.

# 7.2 ESD Ratings: ADC121S101

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3500	\/	
V <sub>(ESD)</sub>	Electrostatic discharge	Machine model (MM)	±300	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 7.3 ESD Ratings: ADC121S101-Q1

			VALUE	UNIT
	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±3500	V	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011, all pins	±300	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	NOM MAX	UNIT
$V_A$	Supply voltage	2.7	5.25	V
	Digital input pins voltage (regardless of supply voltage)	-0.3	5.25	V
	Analog input pins voltage	0	$V_{A}$	V
	Clock frequency	25	20000	kHz
	Sample rate		Up to 1 Msps	
T <sub>A</sub>	Operating temperature	-40	125	°C

(1) All voltages are measured with respect to GND = 0 V (unless otherwise specified).

Product Folder Links: ADC121S101 ADC121S101-Q1

<sup>(3)</sup> If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.



### 7.5 Thermal Information

		ADC12	21S101	
	THERMAL METRIC <sup>(1)</sup>	NGF (WSON)	DBV (SOT-23)	UNIT
		6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94	265	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	118	151	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	69	30	°C/W
ΨЈТ	Junction-to-top characterization parameter	6.5	30	°C/W
ΨЈВ	Junction-to-board characterization parameter	69	29	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	15	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

# 7.6 Electrical Characteristics

 $V_A$  = 2.7 V to 5.25 V, GND = 0 V,  $f_{SCLK}$  = 10 MHz to 20 MHz,  $C_L$  = 15 pF,  $f_{SAMPLE}$  = 500 ksps to 1 Msps, and  $T_A$  = 25°C (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDIT	TIONS	MIN <sup>(2)</sup>	TYP	MAX <sup>(2)</sup>	UNIT	
STATIC	CONVERTER		·					
	Resolution with no missing codes	$V_A = 2.7 \text{ V to } 3.6 \text{ V}, -40^{\circ} \text{ C}$	C ≤ T <sub>A</sub> ≤ 125°C			12	Bits	
		-40°C ≤ T <sub>A</sub> ≤ 85°C,	SOT-23	-1	±0.4	1		
INL	Integral non-linearity	$V_A = 2.7 \text{ V to } 3.6 \text{ V}$	WSON	-1.2	±0.4	1	LSB	
IINL	integral non-linearity	T <sub>A</sub> = 125°C,	SOT-23	-1.1		1	LOD	
		$V_A = 2.7 \text{ V to } 3.6 \text{ V}$	WSON	-1.3		1		
		$-40^{\circ}\text{C} \le \text{T}_{A} \le 85^{\circ}\text{C}, \text{ V}_{A} = 3$	27 V to 3.6 V		0.5	1		
DNL	Differential non-linearity	-40 C = 1A = 05 C, VA = 1	2.7 V to 5.0 V	-0.9	-0.3		LSB	
		$T_A = 125$ °C, $V_A = 2.7$ V to	3.6 V	-1		1		
$V_{OFF}$	Offset error	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}, \text{ V}_{\text{A}} =$	2.7 V to 3.6 V	-1.2	±0.1	1.2	LSB	
GE	Gain error	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C},$	SOT-23	-1.2	±0.2	1.2	1.2 LSB	
OL .	Gaill elloi	$V_A = 2.7 \text{ V to } 3.6 \text{ V}$	WSON	-1.5	±0.2	1.5	LOD	
DYNAMI	C CONVERTER							
SINAD	Signal-to-noise plus distortion ratio	$V_A = 2.7 \text{ V to } 5.25 \text{ V}, -40^{\circ}$ $f_{IN} = 100 \text{ kHz}, -0.02 \text{ dBFS}$		70	72		dB	
OND	O'mark to a size and to	$V_A = 2.7 \text{ V to } 5.25 \text{ V}, -40^{\circ}\text{C} \le T_A \le 85^{\circ}\text{C}$ $f_{\text{IN}} = 100 \text{ kHz}, -0.02 \text{ dBFS}$		70.8	72.5		dB	
SNR	Signal-to-noise ratio	V <sub>A</sub> = 2.7 V to 5.25 V, T <sub>A</sub> = 125°C f <sub>IN</sub> = 100 kHz, -0.02 dBFS		70.6				
THD	Total harmonic distortion	V <sub>A</sub> = 2.7 V to 5.25 V, f <sub>IN</sub> = -0.02 dBFS	: 100 kHz,		-80		dB	
SFDR	Spurious-free dynamic range	V <sub>A</sub> = 2.7 V to 5.25 V, f <sub>IN</sub> = -0.02 dBFS	: 100 kHz,		82		dB	
ENOB	Effective number of bits	$V_A = 2.7 \text{ V to } 5.25 \text{ V, } f_{IN} = -0.02 \text{ dBFS}, -40^{\circ}\text{C} \le T_A \le -0.02 \text{ dBFS}$		11.3	11.6		Bits	
IMD	Intermodulation distortion, second order terms	V <sub>A</sub> = 5.25 V, f <sub>a</sub> = 103.5 kH	Hz, f <sub>b</sub> = 113.5 kHz		-78		dB	
וואוט	Intermodulation distortion, third order terms	V <sub>A</sub> = 5.25 V, f <sub>a</sub> = 103.5 kHz, f <sub>b</sub> = 113.5 kHz			-78		dB	
FPBW	-3-dB full power bandwidth	V <sub>A</sub> = 5 V			11		MUz	
FFDW	-3-ub iuli powei baliuwiutti	V <sub>A</sub> = 3 V			8		MHz	

<sup>(1)</sup> Tested limits are guaranteed to TI's AOQL (Average Outgoing Quality Level).

Product Folder Links: ADC121S101 ADC121S101-Q1

<sup>(2)</sup> Data sheet minimum and maximum specification limits are guaranteed by design, test, or statistical analysis.



# **Electrical Characteristics (continued)**

 $V_A$  = 2.7 V to 5.25 V, GND = 0 V,  $f_{SCLK}$  = 10 MHz to 20 MHz,  $C_L$  = 15 pF,  $f_{SAMPLE}$  = 500 ksps to 1 Msps, and  $T_A$  = 25°C (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN <sup>(2)</sup>	TYP	MAX <sup>(2)</sup>	UNIT
ANALOG	INPUT					
V <sub>IN</sub>	Input range			0 to V <sub>A</sub>		V
I <sub>DCL</sub>	DC leakage current	-40°C ≤ T <sub>A</sub> ≤ 125°C	-1		1	μΑ
0	lanut sanasitanas	Track mode	3			
C <sub>INA</sub>	Input capacitance	Hold mode		4		pF
DIGITAL	INPUT				<del>'</del>	
. ,		V <sub>A</sub> = 5.25 V, −40°C ≤ T <sub>A</sub> ≤ 125°C	2.4			
$V_{IH}$	Input high voltage	$V_A = 3.6 \text{ V}, -40^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$	2.1			V
.,		$V_A = 5 \text{ V}, -40^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$			0.8	.,
$V_{IL}$	Input low voltage	V <sub>A</sub> = 3 V, −40°C ≤ T <sub>A</sub> ≤ 125°C			0.4	V
I <sub>IN</sub>	Input current	$V_{IN} = 0 \text{ V or } V_A, -40^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$	-1	±0.1	1	μA
C <sub>IND</sub>	Digital input capacitance	-40°C ≤ T <sub>A</sub> ≤ 125°C		2	4	pF
DIGITAL					L	
V <sub>OH</sub>		I <sub>SOURCE</sub> = 200 μA, −40°C ≤ T <sub>A</sub> ≤ 125°C	V <sub>A</sub> - 0.2	V <sub>A</sub> - 0.07		
	Output high voltage	I <sub>SOURCE</sub> = 1 mA		V <sub>A</sub> – 0.1		V
		$I_{SINK} = 200 \ \mu A, -40^{\circ}C \le T_{A} \le 125^{\circ}C$		0.03	0.4	
$V_{OL}$	Output low voltage	I <sub>SINK</sub> = 1 mA		0.1		V
I <sub>OZH</sub> , I <sub>OZL</sub>	TRI-STATE leakage current	-40°C ≤ T <sub>A</sub> ≤ 125°C	-10	±0.1	10	μA
C <sub>OUT</sub>	TRI-STATE output capacitance	-40°C ≤ T <sub>A</sub> ≤ 125°C		2	4	pF
	Output coding		St	raight (natura	al) binary	
POWER S	SUPPLY				, ,	
V <sub>A</sub>	Supply voltage	-40°C ≤ T <sub>A</sub> ≤ 125°C	2.7		5.25	V
	Supply current, normal mode (operational, CS low)	$V_A = 5.25 \text{ V}, f_{SAMPLE} = 1 \text{ Msps}, \\ -40^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$		2.0	3.2	
I <sub>A</sub>		$V_A = 3.6 \text{ V}, f_{SAMPLE} = 1 \text{ Msps},$ $-40^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$		0.6	1.5	mA
	Supply current, shutdown	f <sub>SCLK</sub> = 0 MHz, V <sub>A</sub> = 5 V, f <sub>SAMPLE</sub> = 0 ksps		500		nA
	(CS high)	f <sub>SCLK</sub> = 20 MHz, V <sub>A</sub> = 5 V, f <sub>SAMPLE</sub> = 0 ksps		60		μA
	Power consumption, normal mode	$V_A = 5 \text{ V}, -40^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$		10	16	ļ-:···
	(operational, CS low)	$V_A = 3 \text{ V}, -40^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$		2.0	4.5	mW
$P_D$	Power consumption, shutdown	$f_{SCLK} = 0 \text{ MHz}, V_A = 5 \text{ V}, f_{SAMPLE} = 0 \text{ ksps}$		2.5		
	(CS high)	f <sub>SCLK</sub> = 20 MHz, V <sub>A</sub> = 5 V, f <sub>SAMPLE</sub> = 0 ksps		300		μW
AC		-SOLIN -S, TA S T, SAMPLE - S ROPS				
f <sub>SCLK</sub>	Clock frequency (3)	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 125^{\circ}\text{C}^{(4)}$	10		20	MHz
f <sub>S</sub>	Sample rate	$-40^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}^{(4)}$	500		1000	ksps
	•	$f_{SCLK} = 20 \text{ MHz}, -40^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	40%	50%	60%	Wobo
	SCLK duty cycle	1 Star - 20 mile, 10 0 - 14 - 120 0	70 /0	0070	3070	
DC	SCLK duty cycle  Minimum time required for acquisition	-40°C ≤ T <sub>A</sub> ≤ 125°C			350	ns
DC t <sub>ACQ</sub>	Minimum time required for acquisition	-40°C ≤ T <sub>A</sub> ≤ 125°C	50		350	
DC  t <sub>ACQ</sub> t <sub>QUIET</sub> t <sub>AD</sub>	Minimum time required for		50	3	350	ns ns

<sup>(3)</sup> This condition is for  $f_{SCLK} = 20$  MHz.

Submit Documentation Feedback

<sup>(4)</sup> This is the frequency range over which the electrical performance is guaranteed. The device is functional over a wider range which is specified under Operating Ratings.

<sup>(5)</sup> Minimum quiet time required by bus relinquish and the start of the next conversion.



# 7.7 Timing Requirements

 $V_A$  = 2.7 V to 5.25 V, GND = 0 V,  $f_{SCLK}$  = 10 MHz to 20 MHz,  $C_L$  = 25 pF,  $f_{SAMPLE}$  = 500 ksps to 1 Msps, and  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>CS</sub>	Minimum CS pulse width	-40°C ≤ T <sub>A</sub> ≤ 125°C	10			ns
t <sub>SU</sub>	CS to SCLK setup time	-40°C ≤ T <sub>A</sub> ≤ 125°C	10			ns
t <sub>EN</sub>	Delay from $\overline{\text{CS}}$ until SDATA TRI-STATE disabled <sup>(1)</sup>	-40°C ≤ T <sub>A</sub> ≤ 125°C			20	ns
	Data access time after COLK falling adva (2)	$V_A = 2.7 \text{ V to } 3.6 \text{ V},$ -40°C \le T_A \le 125°C			40	
t <sub>ACC</sub>	Data access time after SCLK falling edge (2)	$V_A = 4.75 \text{ V to } 5.25 \text{ V},$ -40°C \le T_A \le 125°C			20	ns
t <sub>CL</sub>	SCLK low pulse width	-40°C ≤ T <sub>A</sub> ≤ 125°C	0.4 × t <sub>SCLK</sub>			ns
t <sub>CH</sub>	SCLK high pulse width	-40°C ≤ T <sub>A</sub> ≤ 125°C	0.4 × t <sub>SCLK</sub>			ns
	2017	$V_A = 2.7 \text{ V to } 3.6 \text{ V},$ -40°C \le T_A \le 125°C	7			
t <sub>H</sub>	SCLK to data valid hold time	$V_A = 4.75 \text{ V to } 5.25 \text{ V},$ -40°C \le T_A \le 125°C	5			ns
t <sub>DIS</sub>	SCLK falling edge to SDATA high impedance (3)	$V_A = 2.7 \text{ V to } 3.6 \text{ V},$ -40°C \le T_A \le 125°C	6		25	
		$V_A = 4.75 \text{ V to } 5.25 \text{ V},$ -40°C \le T_A \le 125°C	5		25	ns
t <sub>POWER-UP</sub>	Power-up time from full power down			1		μs

- (1) Measured with the timing test circuit and defined as the time taken by the output signal to cross 1 V.
- (2) Measured with the timing test circuit and defined as the time taken by the output signal to cross 1 V or 2 V.
- (3) t<sub>DIS</sub> is derived from the time taken by the outputs to change by 0.5 V with the timing test circuit. The measured number is then adjusted to remove the effects of charging or discharging the output capacitance. This means that t<sub>DIS</sub> is the true bus relinquish time, independent of the bus loading.




Figure 1. Timing Test Circuit







Figure 2. Serial Timing Diagram



# 7.8 Typical Characteristics


 $T_A = 25^{\circ}C$ ,  $f_{SAMPLE} = 500$  ksps to 1 Msps,  $f_{SCLK} = 10$  MHz to 20 MHz, and  $f_{IN} = 100$  kHz (unless otherwise noted)





# **Typical Characteristics (continued)**

 $T_A = 25$ °C,  $f_{SAMPLE} = 500$  ksps to 1 Msps,  $f_{SCLK} = 10$  MHz to 20 MHz, and  $f_{IN} = 100$  kHz (unless otherwise noted)




Submit Documentation Feedback



# **Typical Characteristics (continued)**

 $T_A = 25^{\circ}C$ ,  $f_{SAMPLE} = 500$  ksps to 1 Msps,  $f_{SCLK} = 10$  MHz to 20 MHz, and  $f_{IN} = 100$  kHz (unless otherwise noted)





# 8 Detailed Description

#### 8.1 Overview

The ADC121S101 is a successive-approximation analog-to-digital converter designed around a charge-redistribution digital-to-analog converter core. Simplified schematics of the ADC121S101 in both track and hold modes are shown in Figure 16 and Figure 17, respectively. In Figure 16, the device is in track mode: switch SW1 connects the sampling capacitor to the input, and SW2 balances the comparator inputs. The device is in this state until  $\overline{CS}$  is brought low, at which point the device moves to hold mode.

Figure 17 shows the device in hold mode: switch SW1 connects the sampling capacitor to ground, maintaining the sampled voltage, and switch SW2 unbalances the comparator. The control logic then instructs the charge-redistribution DAC to add or subtract fixed amounts of charge from the sampling capacitor until the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is the digital representation of the analog input voltage. The device moves from hold mode to track mode on the 13th rising edge of SCLK.




Figure 16. ADC121S101 in Track Mode





Figure 17. ADC121S101 in Hold Mode

Submit Documentation Feedback



## 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

# 8.3 Feature Description

See the *Functional Block Diagram* for the serial interface timing diagram for the ADC.  $\overline{CS}$  is chip select, which initiates conversions on the ADC and frames the serial data transfers. SCLK (serial clock) controls both the conversion process and the timing of serial data. SDATA is the serial data out pin, where a conversion result is found as a serial data stream.

Basic operation of the ADC begins with  $\overline{CS}$  going low, which initiates a conversion process and data transfer. Subsequent rising and falling edges of SCLK are labelled with reference to the falling edge of  $\overline{CS}$ ; for example, the third falling edge of SCLK shall refer to the third falling edge of SCLK after  $\overline{CS}$  goes low.

At the fall of  $\overline{\text{CS}}$ , the SDATA pin comes out of TRI-STATE, and the converter moves from track mode to hold mode. The input signal is sampled and held for conversion on the falling edge of  $\overline{\text{CS}}$ . The converter moves from hold mode to track mode on the 13th rising edge of SCLK (see Figure 2). The interval for the  $t_{\text{ACQ}}$  specification begins at this point. At least 350 ns must pass between the 13th rising edge of SCLK and the next falling edge of  $\overline{\text{CS}}$ . The SDATA pin is placed back into TRI-STATE after the 16th falling edge of SCLK, or at the rising edge of  $\overline{\text{CS}}$ , whichever occurs first. After a conversion is completed, the quiet time  $t_{\text{QUIET}}$  must be satisfied before bringing  $\overline{\text{CS}}$  low again to begin another conversion.

Sixteen SCLK cycles are required to read a complete sample from the ADC. The sample bits (including leading zeroes) are clocked out on falling edges of SCLK, and are intended to be clocked in by a receiver on subsequent falling edges of SCLK. The ADC produces three leading zero bits on SDATA, followed by twelve data bits, most significant first.

If  $\overline{\text{CS}}$  goes low before the rising edge of SCLK, an additional (fourth) zero bit may be captured by the next falling edge of SCLK.

#### 8.3.1 Determining Throughput

Throughput depends on the frequency of SCLK and how much time is allowed to elapse between the end of one conversion and the start of another. At the maximum specified SCLK frequency, the maximum guaranteed throughput is obtained by using a 20-SCLK frame. As shown in Figure 2, the minimum allowed time between  $\overline{\text{CS}}$  falling edges is determined by 1) 12.5 SCLKs for Hold mode, 2) the larger of two quantities: either the minimum required time for Track mode ( $t_{\text{ACQ}}$ ) or 2.5 SCLKs to finish reading the result and 3) 0, 1/2 or 1 SCLK padding to ensure an even number of SCLK cycles so there is a falling SCLK edge when  $\overline{\text{CS}}$  next falls.

For example, at the fastest <u>rate</u> for this family of parts, SCLK is 20MHz and 2.5 SCLKs are 125 ns, so calculate the minimum time between  $\overline{\text{CS}}$  falling edges using Equation 1.

$$12.5 \times 50 \text{ ns} + 350 \text{ ns} + 0.5 \times 50 \text{ ns} = 1000 \text{ ns}$$
 (1)

(12.5 SCLKs +  $t_{ACQ}$  + 1/2 SCLK) which corresponds to a maximum throughput of 1 MSPS. At the slowest rate for this family, SCLK is 1 MHz. Using a 20 cycle conversion frame as shown in Figure 2 yields a 20- $\mu$ s time between  $\overline{CS}$  falling edges for a throughput of 50 KSPS.

Copyright © 2006–2016, Texas Instruments Incorporated



## **Feature Description (continued)**

It is possible, however, to use fewer than 20 clock cycles provided the timing parameters are met. With a 1-MHz SCLK, there are 2500 ns in 2.5-SCLK cycles, which is greater than  $t_{ACQ}$ . After the last data bit has come out, the clock requires one full cycle to return to a falling edge. Thus the total time between falling edges of  $\overline{CS}$  is  $12.5 \times 1 \ \mu s + 2.5 \times 1 \ \mu s + 1 \times 1 \ \mu s = 16 \ \mu s$ , which is a throughput of 62.5 KSPS.

#### 8.3.2 ADC Transfer Function

The output format of the ADC is straight binary. Code transitions occur midway between successive integer LSB values. The LSB width for the ADC is  $V_A/4096$ . Figure 18 shows the ideal transfer characteristic. The transition from an output code of 0000 0000 0000 to a code of 0000 0000 0001 is at 1/2 LSB, or a voltage of  $V_A/8192$ . Other code transitions occur at steps of one LSB.




Figure 18. Ideal Transfer Characteristic

#### 8.3.3 Analog Inputs

Figure 19 shows an equivalent circuit for the ADC's input. Diodes D1 and D2 provide ESD protection for the analog inputs. At no time must the analog input go beyond ( $V_A$  + 300 mV) or (GND - 300 mV), as these ESD diodes will begin conducting, which could result in erratic operation. For this reason, the ESD diodes must not be used to clamp the input signal.

The capacitor C1 in Figure 19 has a typical value of 4 pF, and is mainly the package pin capacitance. Resistor R1 is the on resistance of the track or hold switch, and is typically 500  $\Omega$ . Capacitor C2 is the ADC sampling capacitor and is typically 26 pF. The ADC delivers the best performance when driven by a low-impedance source to eliminate distortion caused by the charging of the sampling capacitance. This is especially important when using the ADC to sample AC signals. Also important when sampling dynamic signals is an anti-aliasing filter.




Figure 19. Equivalent Input Circuit

Submit Documentation Feedback



## **Feature Description (continued)**

### 8.3.4 Digital Inputs and Outputs

The ADC digital inputs (SCLK and  $\overline{CS}$ ) are not limited by the same maximum ratings as the analog inputs. The digital input pins are instead limited to 5.25 V with respect to GND, regardless of  $V_A$ , the supply voltage. This allows the ADC to be interfaced with a wide range of logic levels, independent of the supply voltage.

#### 8.4 Device Functional Modes

The ADC has two possible modes of operation: normal mode, and shutdown mode. The ADC enters normal mode (and a conversion process is begun) when  $\overline{CS}$  is pulled low. The device enters shutdown mode if  $\overline{CS}$  is pulled high before the tenth falling edge of SCLK after  $\overline{CS}$  is pulled low, or stays in normal mode if  $\overline{CS}$  remains low. Once in shutdown mode, the device stays there until  $\overline{CS}$  is brought low again. By varying the ratio of time spent in the normal and shutdown modes, a system may trade off throughput for power consumption, with a sample rate as low as zero.

### 8.4.1 Normal Mode

The fastest possible throughput is obtained by leaving the ADC in normal mode at all times, so there are no power-up delays. To keep the device in normal mode continuously,  $\overline{CS}$  must be kept low until after the 10th falling edge of SCLK after the start of a conversion (remember that a conversion is initiated by bringing  $\overline{CS}$  low).

If  $\overline{\text{CS}}$  is brought high after the 10th falling edge, but before the 16th falling edge, the device will remain in normal mode, but the current conversion will be aborted, and SDATA will return to TRI-STATE (truncating the output word).

Sixteen SCLK cycles are required to read all of a conversion word from the device. After sixteen SCLK cycles have elapsed,  $\overline{CS}$  may be idled either high or low until the next conversion. If  $\overline{CS}$  is idled low, it must be brought high again before the start of the next conversion, which begins when  $\overline{CS}$  is again brought low.

After sixteen SCLK cycles, SDATA returns to TRI-STATE. Another conversion may be started, after t<sub>QUIET</sub> has elapsed, by bringing CS low again.

#### 8.4.2 Shutdown Mode

Shutdown mode is appropriate for applications that either do not sample continuously, or it is acceptable to trade throughput for power consumption. When the ADC is in shutdown mode, all of the analog circuitry is turned off.

To enter shutdown mode, a conversion must be interrupted by <u>bringing  $\overline{CS}$ </u> high anytime between the second and tenth falling edges of SCLK, as shown in <u>Figure 20</u>. Once  $\overline{CS}$  has been brought high in this manner, the device will enter shutdown mode; the current conversion will be aborted and SDATA will enter TRI-STATE. If  $\overline{CS}$  is brought high before the second falling edge of SCLK, the device will not change mode; this is to avoid accidentally changing mode as a result of noise on the  $\overline{CS}$  line.




Figure 20. Entering Shutdown Mode

## **Device Functional Modes (continued)**




Figure 21. Entering Normal Mode

To exit shutdown mode, bring  $\overline{\text{CS}}$  back low. Upon bringing  $\overline{\text{CS}}$  low, the ADC begins powering up (see *Timing Requirements* for power-up time specifications). This power-up delay results in the first conversion result being unusable. The second conversion performed after power up, however, is valid, as shown in Figure 21.

If  $\overline{\text{CS}}$  is brought back high before the 10th falling edge of SCLK, the device returns to shutdown mode. This is done to avoid accidentally entering normal mode as a result of noise on the  $\overline{\text{CS}}$  line. To exit shutdown mode and remain in normal mode,  $\overline{\text{CS}}$  must be kept low until after the 10th falling edge of SCLK. The ADC is fully powered up after 16 SCLK cycles.



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

Figure 22 shows a typical application of the ADC. In this example, power is provided by TI's LP2950 low-dropout voltage regulator, available in a variety of fixed and adjustable output voltages. The power supply pin is bypassed with a capacitor network placed close to the ADC. Because the reference for the ADC is the supply voltage, any noise on the supply degrades the noise performance of the device. To keep noise off the supply, use a dedicated linear regulator for this device, or provide sufficient decoupling from other circuitry to keep noise off the ADC supply pin. Because of the ADC's low power requirements, it is also possible to use a precision reference as a power supply to maximize performance. The three-wire interface is shown in Figure 22 connected to a microprocessor or DSP.

## 9.2 Typical Application




Figure 22. Typical Application Circuit

#### 9.2.1 Design Requirements

A positive supply-only, data acquisition system is capable of digitizing a single-ended input signal ranging from 0 V to 5 V with a throughput up to 1 Msps. The ADC121S101 must interface to an MCU whose supply is set at 5 V.

### 9.2.2 Detailed Design Procedure

The signal range requirement forces the design to use 5-V analog supply at  $V_A$ , analog supply. This follows from the fact that  $V_A$  is also a reference potential for the ADC. The maximum sampling rate of the ADC121S101 Fs =  $F_{SCLK}$  / 20.

Noise consideration must be given to the SPI interface, especially when the master MCU is capable of producing fast rising edges on the digital bus signals. Inserting small resistances in the digital signal path may help in reducing the ground bounce, and thus improve the overall noise performance of the system.

Take care when the signal source is capable of producing voltages beyond  $V_A$ . In such instances, the internal ESD diodes may start conducting. The ESD diodes are not intended as input signal clamps. To provide the desired clamping action use Schottky diodes.

A 0.1-µF capacitor must be placed close to the supply pin of the ADC121S101.

Copyright © 2006–2016, Texas Instruments Incorporated

Submit Documentation Feedback



# **Typical Application (continued)**

A small capacitor (1 nF to 10 nF) placed on the input pin can help the internal sampling capacitor settle. If the ADC121S101 is driven by an operational amplifier, a small resistor (50  $\Omega$  to 200  $\Omega$ ) must be placed between the output of the operational amplifier and the junction of the capacitor and the ADC121S101 input pin.

# 9.2.3 Application Curve




Figure 23. ADC Transfer Characteristic

Submit Documentation Feedback



# 10 Power Supply Recommendations

The power supply pin is bypassed with a capacitor network located close to the ADC. Because the reference for the ADC is the supply voltage, any noise on the supply degrades device noise performance. To keep noise off the supply, use a dedicated linear regulator for this device, or provide sufficient decoupling from other circuitry to keep noise off the ADC supply pin. Because of the ADC's low power requirements, it is also possible to use a precision reference as a power supply to maximize performance.

### 10.1 Power Management

The ADC takes time to power up, either after first applying  $V_A$ , or after returning to normal mode from shutdown mode. This corresponds to one dummy conversion for any SCLK frequency within the specifications in this document. After this first dummy conversion, the ADC performs conversions properly. Note that the  $t_{QUIET}$  time must still be included between the first dummy conversion and the second valid conversion.

When the  $V_A$  supply is first applied, the ADC may power up in either of the two modes: normal or shutdown. As such, one dummy conversion must be performed after start-up, as described in the previous paragraph. The part may then be placed into either normal mode or the shutdown mode, as described in *Normal Mode* and *Shutdown Mode*.

When the ADC is operated continuously in normal mode, the maximum throughput is  $f_{SCLK}$  / 20 at the maximum specified  $f_{SCLK}$ . Throughput may be traded for power consumption by running  $f_{SCLK}$  at its maximum specified rate and performing fewer conversions per unit time, raising the ADC  $\overline{CS}$  line after the 10th and before the 15th fall of SCLK of each conversion. Figure 15 shows a plot of typical power consumption versus throughput. To calculate the power consumption for a given throughput, multiply the fraction of time spent in the normal mode by the normal mode power consumption and add the fraction of time spent in shutdown mode multiplied by the shutdown mode power consumption. Note that the curve of power consumption vs throughput is essentially linear. This is because the power consumption in the shutdown mode is so small that it can be ignored for all practical purposes.

## 10.2 Power Supply Noise Considerations

The charging of any output load capacitance requires current from the power supply,  $V_A$ . The current pulses required from the supply to charge the output capacitance causes voltage variations on the supply. If these variations are large enough, they could degrade SNR and SINAD performance of the ADC. Furthermore, discharging the output capacitance when the digital output goes from a logic high to a logic low dumps current into the die substrate, which is resistive. Load discharge currents causes *ground bounce* noise in the substrate that degrades noise performance if that current is large enough. The larger the output capacitance, the more current flows through the die substrate and the greater is the noise coupled into the analog channel, degrading noise performance.

To keep noise out of the power supply, keep the output load capacitance as small as practical. It is good practice to use a  $100-\Omega$  series resistor at the ADC output, placed as close to the ADC output pin as practical. This limits the charge and discharge current of the output capacitance and improves noise performance.

Product Folder Links: ADC121S101 ADC121S101-Q1



# 11 Layout

### 11.1 Layout Guidelines

Capacitive coupling between the noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry.

Generally, analog and digital lines must cross each other at 90° to avoid crosstalk. However, to maximize accuracy in high resolution systems, avoid crossing analog and digital lines altogether.

The analog input must be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (for example, a filter capacitor) connected between the converter's input pins and ground must be connected to a clean point of the ground.

A 0.1-µF capacitor must be placed close to the supply pin of the ADC121S101.

# 11.2 Layout Example




Figure 24. ADC121S101 Sample Layout

20 Subn



# 12 Device and Documentation Support

# 12.1 Device Support

#### 12.1.1 Device Nomenclature

**ACQUISITION TIME** is the time required to acquire the input voltage. That is, it is time required for the hold capacitor to charge up to the input voltage. Acquisition time is measured backwards from the falling edge of  $\overline{CS}$  when the signal is sampled and the part moves from Track to Hold. The start of the time interval that contains  $t_{ACQ}$  is the 13th rising edge of SCLK of the previous conversion when the part moves from hold to track. The user must ensure that the time between the 13th rising edge of SCLK and the falling edge of the next  $\overline{CS}$  is not less than  $t_{ACQ}$  to meet performance specifications.

**APERTURE DELAY** is the time after the falling edge of  $\overline{CS}$  to when the input signal is acquired or held for conversion.

**APERTURE JITTER (APERTURE UNCERTAINTY)** is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

**CONVERSION TIME** is the time required, after the input voltage is acquired, for the ADC to convert the input voltage to a digital word. This is from the falling edge of CS when the input signal is sampled to the 16th falling edge of SCLK when the SDATA output goes into TRI-STATE.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB.

**DUTY CYCLE** is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The specification here refers to the SCLK.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD – 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

**GAIN ERROR** is the deviation of the last code transition (111...110) to (111...111) from the ideal ( $V_{REF}$  - 1.5 LSB), after adjusting for offset error.

**INTEGRAL NON-LINEARITY (INL)** is a measure of the deviation of each individual code from a line drawn from negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

**INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the second and third order intermodulation products to the sum of the power in both of the original frequencies. IMD is usually expressed in dB.

**MISSING CODES** are those output codes that will never appear at the ADC outputs. The ADC121S101 is guaranteed not to have any missing codes.

**OFFSET ERROR** is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. GND + 0.5 LSB).

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

**SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD)** Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

**SPURIOUS FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the desired signal amplitude to the amplitude of the peak spurious spectral component, where a spurious spectral component is any signal present in the output spectrum that is not present at the input and may or may not be a harmonic.

Copyright © 2006–2016, Texas Instruments Incorporated



## **Device Support (continued)**

TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB or dBc, of the rms total of the first five harmonic components at the output to the rms level of the input signal frequency as seen at the output. THD is calculated as

THD = 
$$20 \cdot \log_{10} \sqrt{\frac{A_{f2}^2 + \dots + A_{f6}^2}{A_{f1}^2}}$$
 (2)

where A<sub>f1</sub> is the RMS power of the input frequency at the output and A<sub>f2</sub> through A<sub>f6</sub> are the RMS power in the first 5 harmonic frequencies.

THROUGHPUT TIME is the minimum time required between the start of two successive conversion. It is the acquisition time plus the conversion time.

# 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADC121S101CIMF/NOPB	ACTIVE	SOT-23	DBV	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	X01C	Samples
ADC121S101CIMFX/NOPB	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	X01C	Samples
ADC121S101CISD/NOPB	ACTIVE	WSON	NGF	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	X1C	Samples
ADC121S101QIMF/NOPB	ACTIVE	SOT-23	DBV	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	X07Q	Samples
ADC121S101QIMFX/NOPB	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	X07Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF ADC121S101, ADC121S101-Q1:

Catalog: ADC121S101

Automotive: ADC121S101-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Aug-2017

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC121S101CIMF/NOPB	SOT-23	DBV	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
ADC121S101CIMFX/NOP B	SOT-23	DBV	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
ADC121S101CISD/NOPB	WSON	NGF	6	1000	178.0	12.4	2.8	2.5	1.0	8.0	12.0	Q1
ADC121S101QIMF/NOPB	SOT-23	DBV	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
ADC121S101QIMFX/NOP B	SOT-23	DBV	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 24-Aug-2017



\*All dimensions are nominal

All difficusions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC121S101CIMF/NOPB	SOT-23	DBV	6	1000	210.0	185.0	35.0
ADC121S101CIMFX/NOP B	SOT-23	DBV	6	3000	210.0	185.0	35.0
ADC121S101CISD/NOPB	WSON	NGF	6	1000	210.0	185.0	35.0
ADC121S101QIMF/NOPB	SOT-23	DBV	6	1000	210.0	185.0	35.0
ADC121S101QIMFX/NOP B	SOT-23	DBV	6	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated