

PRODUCT/PROCESS CHANGE NOTIFICATION

PCN IPG-IPC/14/8289 Dated 05 Feb 2014

STLUX385A Metal mask change

Table 1. Change implementation Schedule	Table	1.	Change	Implementatio	on Schedule
---	-------	----	--------	---------------	-------------

Forecasted implementation date for change	29-Jan-2014
Forecasted availability date of samples for customer	29-Jan-2014
Forecasted date for STMicroelectronics change Qualification Plan results availability	29-Jan-2014
Estimated date of changed product first shipment	07-May-2014

Table 2. Change Identification

Product Identification (Product Family/Commercial Product)	STLUX385A and STLUX385ATR
Type of change	Product design change
Reason for change	To improve the IC robustness during initialization at start-up
Description of the change	We have introduced a minor modification through a metal mask change on product line F125 upgrading from AEG to AFG revision.
Change Product Identification	By a new internal part number (Finished Goods code)
Manufacturing Location(s)	

Table 3. List of Attachments

Customer Part numbers list	
Qualification Plan results	

Customer Acknowledgement of Receipt	PCN IPG-IPC/14/8289
Please sign and return to STMicroelectronics Sales Office	Dated 05 Feb 2014
Qualification Plan Denied	Name:
Qualification Plan Approved	Title:
	Company:
🗖 Change Denied	Date:
Change Approved	Signature:
Remark	

Name	Function
Vavassori, Emanuele	Marketing Manager
Vavassori, Emanuele	Product Manager
Moretti, Paolo	Q.A. Manager

DOCUMENT APPROVAL



WHAT:

We have introduced a minor modification through a metal mask change on product line F125, upgrading from AEG to AFG revision.

The impacted products are :

Product Line	Package description	Commercial Product	Packing Type
F125	TSSOP 38	STLUX385A	Tube
		STLUX385ATR	Tape & Reel

WHY:

During the IC start-up phase, in specific process/temperature/application conditions, the reset procedure was not completely effective.

As a consequence, a few pins of the IC were not working as expected, behaving as per one of the manufacturing test mode configurations.

This situation persisted until a new and effective start-up phase happened.

HOW:

Through a metal mask modification.

The changed product will be identified by a new Finished Goods code.

WHEN:

The metal mask change has been already implemented and evaluated (see attached Reliability Report RR000114CS6080).

A detailed technical report can be provided on request.

Samples of the new revision are available.



Reliability Report

General Information			Locations		
Product Line	F125		Wafer fab location	ROUSSET	
Product Description	Low Power 8-bit Microcontroller		Accomply plant location	AMKOR ATP1	
Product division	I&PC		Assembly plant location	PHILIPPINES	
Package	TSSOP38				
Silicon process technology CMOSF9			Reliability assessment	Pass	

DOCUMENT HISTORY

Version	Date	Pages	Author	Comment
1.0	16-Jan-14	11	G. D'Angelo	Original document

Issued by

Gianfranco D'Angelo

Approved by

Alceo Paratore



Table of Contents

1	API	PLICABLE AND REFERENCE DOCUMENTS	
2	REI	LIABILITY EVALUATION overview	4
2.′	1	Objectives	4
2.2	2	Conclusion	4
3	Dev	vice Characteristics	5
3.′	1	Bonding diagram	5
3.2	2	Package outline/Mechanical data	6
3.3	3	Traceability	7
4	Tes	sts results summary	
4.′	1	Test plan and results summary	8
5	Tes	sts Description & detailed results	
5.1	1	Die oriented tests	9
ļ	5.1.1	1 High Temperature Operating Life	9
:	5.1.2	2 Data Retention bake after Programming	9
5.2	2	Package oriented tests	10
!	5.2.1	1 Pre-Conditioning	10
ł	5.2.2	2 Thermal Cycles	10
!	5.2.3	3 Autoclave	10
5.3	3	Electrical Characterization Tests	11
ł	5.3.1	1 Latch-Up	11
ł	5.3.2	2 E.S.D.	11



<u>1</u> APPLICABLE AND REFERENCE DOCUMENTS

Document reference	Short description
AEC-Q100 8161393A	Stress test qualification for integrated circuitsGeneral Specification For Product Development



2 RELIABILITY EVALUATION OVERVIEW

2.1 Objectives

This report contains the reliability evaluation performed on the F125 device diffused in ROUSSET and assembled in TSSOP38 in AMKOR ATP1 PHILIPPINES.

Below the list of the trials scheduled on the Reliability Qualification Plan:

Die Oriented Tests

- High Temperature Operating Life (H.T.O.L.)
- Data Retention bake after Programming (D.R.B)

Package Oriented Tests

- Preconditioning (Prec.)
- Temperature Cycling (T.C.)
- Autoclave (A.C.)
- High Temperature Storage Life (H.T.S.L.)

Electrical Characterization

- ESD resistance test
- LATCH-UP resistance test

2.2 Conclusion

Taking in account the results of the trials performed on the F125 device diffused in ROUSSET and assembled in TSSOP38 in AMKOR ATP1 PHILIPPINES can be qualified from reliability viewpoint



<u>3 DEVICE CHARACTERISTICS</u>

3.1 Bonding diagram







3.2 Package outline/Mechanical data

	DIMENSIONS						
		DATABOOK (mm)		DRAWING (mm)			
REF.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	NOTES
A			1.20	0.925	1.00	1.075	
A1	0.05		0.15	0.065	0.10	0.135	
A2	0.80	1.00	1.05	0.86	0.90	0.94	
b	0.17		0.27			0.255	
с	0.09		0.20			0.165	
D	9.60	9.70	9.80	9.77	9.70	9.73	(2)
E	6.20	6.40	6.60	6.30	6.40	6.50	
E1	4.30	4.40	4.50	4.37	4.40	4.43	(3)
e		0.50		0.45	0.50	0.55	
L	0.45	0.60	0.75	0.525	0.60	0.675	
L1		1.00			1.00		
k	0		8	2	4	6	DEGREES
aaa			0.10			0.06	

FIGURE.1 : TSSOP 38L BODY 4.40mm LEAD PITCH 0.50mm PACKAGE CODE : YK









Device Characteristics

3.3 Traceability

Wafer fab information		
Wafer fab manufacturing location	ROUSSET	
Wafer diameter	8 inches	
Wafer thickness	280µm	
Silicon process technology	CMOSF9	
Die finishing back side	Lapped Silicon	
Bond pad metallization layers	Cu	
Passivation	USG+SiN	
Metal levels	4	

Assembly Information		
Assembly plant location	AMKOR ATP1 PHILIPPINES	
Package description	TSSOP38	
Molding compound	Sumitomo G700K	
Wires bonding materials/diameters	Au/1.0 mils	
Die attach material	Ablestick 8290	
Lead solder material	Pure Tin	



4 TESTS RESULTS SUMMARY

4.1 Test plan and results summary

Die Oriented Tests (performed on AXG revision)							
Test	Method	Conditions	Failure/SS		Dungtion	Net	
			Lot 1	Lot 2	Lot 3	Duration	Note
HTOL	High Temperature Op	erating Life			-	•	
	PC before	Tj=150°C Vdd=5.5v, with SCAN, BIST and Funcional pattern and switch ON/OFF cycles	0/77	-	-	2488h (*)	
DRB	Data Retention bake a	fter Programming	-				
		Tamb=150°C EEprom programmed at time 0h (CHARGE)	0/77	-	-	4130h	
Die Orier	nted Tests (performed of	on AEG revision)					
Test	Method	Conditions	Lot 1	ailure/S	S Lot 3	Duration	Note
DRB	Data Retention bake a	after Programming					
		Tamb=175°C EEprom programmed at time 0h (CHARGE)	0/77	-	-	1643h	
Package	Oriented Tests (perf	ormed on AXG revision)	-	-	-		
Test	Method	Conditions	F	ailure/S	S	Duration	Note
			Lot 1	Lot 2	Lot 3		
	Preconditioning JL3	Tpeak=260°C, 24h bake@125°C, 195h@30°C/60%RH, 3 reflow	0/231	-	-		
AC	Autoclave						
	PC Before	121°C 2atm	0/77	-	-	168h	
тс	Temperature Cycling		T				
	PC Before	50°C/150°C in air	0/77	-	-	1000cy	
Electrica	al Characterization	1 Tests (performed on AXG revision)					
Test	Method	Conditions	Lot 1	Failure/S	S Lot 3	Duration	Note
ESD	Electro Static Discha	rge					
	Human Body Model	+/- 2kV	0/3	-	-		
	Machine Model	+/- 200V	0/3				
	Charge Device Model	+/- 1kV	0/3				
LU	Latch-Up						
	Over-voltage and Current Injection	Tamb=105°C Jedec78 – Level B	0/6	-	-		
Electrica	al Characterization	Tests (performed on AEG revision)					
Test	Method	Conditions	Lot 1	ailure/S	S Lot 3	Duration	Note
ESD	Electro Static Discha	rge					
	Charge device Model	+/- 750V	0/3	-	-		

(*) 2488h have been performed as characterization purpose

Note: the F125 AFG rev. is a metal option of the previous revisions and from reliability point of view and can be qualified by similarity.



5 TESTS DESCRIPTION & DETAILED RESULTS

5.1 Die oriented tests

5.1.1 High Temperature Operating Life

This test is performed like application conditions in order to check electromigration phenomena, gate oxide weakness and other design/manufacturing defects put in evidence by internal power dissipation.

The flow chart is the following:

- Initial testing @ Ta=25°C
- Check at 168hrs, 500hrs, 1000hrs, 1650hrs, 2000hrs @ Ta=25°C
- Final Testing (2488 hrs) @ Ta=25°C

5.1.2 Data Retention bake after Programming

The device is submitted to high temperature storage with all cells programmed (All0 pattern) in its EEPROM memory to investigate data retention properties of memory cells.



5.2 Package oriented tests

5.2.1 Pre-Conditioning

The device is submitted to a typical temperature profile used for surface mounting, after a controlled moisture absorption.

The scope is to verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "popcorn" effect and delamination

5.2.2 Thermal Cycles

The purpose of this test is to evaluate the thermo mechanical behavior under moderate thermal gradient stress. Test flow chart is the following:

- Initial testing @ Ta=25°C.
- Readout @ 500 cycles.
- Final Testing @ 1000 cycles @ Ta=25°C.

TEST CONDITIONS:

- Ta= -50°C to +150°C(air)
- 15 min. at temperature extremes
- 1 min. transfer time

5.2.3 Autoclave

The purpose of this test is to point out critical water entry path with consequent corrosion phenomena related to chemical contamination and package hermeticity.

Test flow chart is the following:

- Initial testing @ Ta=25°C.
- Final Testing (168hrs) @ Ta=25°C.

TEST CONDITIONS:

- P=2.08 atm
- Ta=121°C
- test time= 168 hrs



5.3 Electrical Characterization Tests

5.3.1 Latch-Up

This test is intended to verify the presence of bulk parasitic effects inducing latch-up. The device is submitted to a direct current forced/sinked into the input/output pins. Removing the direct current no change in the supply current must be observed.

Stress applied:

condition	NEG. INJECTION	POS. INJECTION	OVERVOLTAGE
IN low: 0V	-100mA	Inom+100mA	V5.5=8.1V
IN high: 5.5V	-100mA	Inom+100mA	V5.5=8.1V

5.3.2 E.S.D.

This test is performed to verify adequate pin protection to electrostatic discharges. The flow chart is the following:

- Initial testing @ Ta=25°C
- ESD discharging @ Ta=25°C
- Final Testing @ Ta=25°C

TEST CONDITIONS:

0	Human Body Model	JEDEC STANDARD JESD22-A114 DCF-AEC-Q100-002
0	Machine Model	JEDEC STANDARD EIA/JESD-A115 CDF-AEC-Q100-003

• Charge Device Model ANSI/ESD STM 5.3.1 ESDA CDF-AEC-Q100-011

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

RESTRICTIONS OF USE AND CONFIDENTIALITY OBLIGATIONS:

THIS DOCUMENT AND ITS ANNEXES CONTAIN ST PROPRIETARY AND CONFIDENTIAL INFORMATION. THE DISCLOSURE, DISTRIBUTION, PUBLICATION OF WHATSOEVER NATURE OR USE FOR ANY OTHER PURPOSE THAN PROVIDED IN THIS DOCUMENT OF ANY INFORMATION CONTAINED IN THIS DOCUMENT AND ITS ANNEXES IS SUBMITTED TO ST PRIOR EXPRESS AUTHORIZATION. ANY UNAUTHORIZED REVIEW, USE, DISCLOSURE OR DISTRIBUTION OF SUCH INFORMATION IS EXPRESSLY PROHIBITED.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2014 STMicroelectronics - All rights reserved.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com