## 24-Bit <br> ANALOG-TO-DIGITAL CONVERTER

## FEATURES

\author{

- 24 BITS NO MISSING CODES <br> - SIMULTANEOUS 50 Hz AND 60 Hz REJECTION (-90dB MINIMUM) <br> - 0.0015\% INL <br> - 21 BITS EFFECTIVE RESOLUTION <br> (PGA = 1), 19 BITS (PGA = 128) <br> - PGA GAINS FROM 1 TO 128 <br> - SINGLE-CYCLE SETTLING <br> - PROGRAMMABLE DATA OUTPUT RATES <br> - EXTERNAL DIFFERENTIAL REFERENCE OF 0.1V TO 5V <br> - ON-CHIP CALIBRATION <br> - SPITM COMPATIBLE <br> - 2.7V TO 5.25V SUPPLY RANGE <br> - 600 WW POWER CONSUMPTION <br> - UP TO EIGHT INPUT CHANNELS <br> - UP TO EIGHT DATA I/O
}


## APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- LIQUID/GAS CHROMATOGRAPHY
- BLOOD ANALYSIS
- SMART TRANSMITTERS
- PORTABLE INSTRUMENTATION
- WEIGHT SCALES


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[^0]INSTRUMENTS

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| $V_{\text {DD }}$ to GND | -0.3 V to +6 V |
| :---: | :---: |
| Input Current | 100 mA , Momentary |
| Input Current | . 10 mA , Continuous |
|  | $\mathrm{GND}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Digital Input Voltage to GND | .......... -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital Output Voltage to GND | .. -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Maximum Junction Temperatur | ................... $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | .. $-60^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |

NOTE: (1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## PACKAGE/ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DIGITAL CHARACTERISTICS: $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}, \mathrm{V}_{\text {DD }} 2.7 \mathrm{~V}$ to 5.25 V

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Input/Output <br> Logic Family <br> Logic Level: $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\mathrm{LL}}{ }^{(1)}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $V_{\mathrm{OL}}$ <br> Input Leakage: $I_{\mathrm{IH}}$ <br> ILL <br> Master Clock Rate: $\mathrm{f}_{\mathrm{OSC}}$ <br> Master Clock Period: tosc | $\begin{gathered} \mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}} \\ \mathrm{~V}_{\mathrm{I}}=0 \\ 1 / \mathrm{f}_{\mathrm{OSC}} \end{gathered}$ | $\begin{gathered} 0.8 \cdot V_{D D} \\ G N D \\ V_{D D}-0.4 \\ \text { GND } \\ \\ -10 \\ 1 \\ 200 \end{gathered}$ | CMOS | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ 0.2 \cdot \mathrm{~V}_{\mathrm{DD}} \\ \mathrm{GND}+0.4 \\ 10 \\ 5 \\ 1000 \end{gathered}$ | V <br> V <br> V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> MHz <br> ns |

NOTE: (1) $\mathrm{V}_{\mathrm{IL}}$ for $\mathrm{X}_{\mathrm{IN}}$ is GND to GND +0.05 V .

ELECTRICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$
All specifications $T_{\text {MIN }}$ to $T_{M A X}, V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\text {MOD }}=19.2 \mathrm{kHz}, \mathrm{PGA}=1$, Buffer ON, $\mathrm{f}_{\text {DATA }}=15 \mathrm{~Hz}, \mathrm{~V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-($ REF $I N-)=+2.5 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | CONDITIONS | $\begin{aligned} & \text { ADS1242 } \\ & \text { ADS1243 } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ANALOG INPUT ( $\mathrm{A}_{\text {IN }} 0-\mathrm{A}_{\text {IN }} 7$ ) <br> Analog Input Range <br> Full-Scale Input Range <br> Differential Input Impedance <br> Bandwidth $\begin{aligned} \mathrm{f}_{\text {DATA }} & =3.75 \mathrm{~Hz} \\ \mathrm{f}_{\text {DATA }} & =7.50 \mathrm{~Hz} \\ \mathrm{f}_{\text {DATA }} & =15.00 \mathrm{~Hz} \end{aligned}$ <br> Programmable Gain Amplifier Input Capacitance Input Leakage Current Burnout Current Sources | $\begin{gathered} \text { Buffer OFF } \\ \text { Buffer ON } \\ (\mathrm{In}+\text { ) }-(\mathrm{ln}-), \text { See Block Diagram, RANGE }=0 \\ \text { RANGE }=1 \\ \text { Buffer OFF } \\ \text { Buffer ON } \\ \\ -3 \mathrm{~dB} \\ -3 \mathrm{~dB} \\ -3 \mathrm{~dB} \end{gathered}$ <br> User-Selectable Gain Ranges <br> Modulator OFF, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\begin{gathered} \text { GND }-0.1 \\ \text { GND }+0.05 \end{gathered}$ <br> 1 | 5/PGA 5 1.65 3.44 14.6 9 5 2 | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}+0.1 \\ \mathrm{~V}_{\mathrm{DD}}-1.5 \\ \pm \mathrm{V}_{\mathrm{REE}} / \mathrm{PGA} \\ \pm \mathrm{V}_{\mathrm{REF}} /(2 \cdot \mathrm{PGA}) \end{gathered}$ $128$ | V <br> V <br> V <br> V <br> $\mathrm{M} \Omega$ <br> $\mathrm{G} \Omega$ <br> Hz <br> Hz <br> Hz <br> pF <br> pA <br> $\mu \mathrm{A}$ |
| OFFSET DAC <br> Offset DAC Range <br> Offset DAC Monotonicity <br> Offset DAC Gain Error <br> Offset DAC Gain Error Drift | $\begin{aligned} & \text { RANGE }=0 \\ & \text { RANGE }=1 \end{aligned}$ | 8 | $\begin{gathered} \pm \mathrm{V}_{\mathrm{REF}} /(2 \cdot \mathrm{PGA}) \\ \pm \mathrm{V}_{\mathrm{REF}} /(4 \cdot \mathrm{PGA}) \\ \\ \pm 10 \\ 1 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \\ \text { Bits } \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| SYSTEM PERFORMANCE <br> Resolution Integral Nonlinearity <br> Offset Error ${ }^{(1)}$ <br> Offset Driff ${ }^{(1)}$ <br> Gain Error ${ }^{(1)}$ <br> Gain Error Driff ${ }^{(1)}$ <br> Common-Mode Rejection <br> Normal-Mode Rejection <br> Output Noise <br> Power-Supply Rejection | No Missing Codes End Point Fit <br> at DC $\begin{aligned} & \mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=15 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{CM}}=50 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=15 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{SIG}}=50 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=15 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{SIG}}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=15 \mathrm{~Hz} \end{aligned}$ <br> at $\mathrm{DC}, \mathrm{dB}=-20 \log \left(\Delta \mathrm{~V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{DD}}\right)^{(2)}$ | 24 <br> 100 <br> Se <br> 80 | 7.5 <br> 0.02 <br> 0.005 <br> 0.5 <br>  <br> 130 <br> 120 <br> 100 <br> 100 <br> Typical Characteris <br> 95 | $\pm 0.0015$ | Bits \% of FS ppm of FS ppm of $\mathrm{FS} /{ }^{\circ} \mathrm{C}$ \% $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ dB dB dB dB dB dB |
| VOLTAGE REFERENCE INPUT <br> Reference Input Range $V_{\text {REF }}$ <br> Common-Mode Rejection <br> Common-Mode Rejection <br> Bias Current ${ }^{(3)}$ | REF IN+, REF IN- $\begin{gathered} \mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(\mathrm{REF} \operatorname{IN}-), \text { RANGE }=0 \\ \text { RANGE }=1 \\ \text { at DC } \\ \mathrm{f}_{\text {VREFCM }}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=15 \mathrm{~Hz} \\ \mathrm{~V}_{\text {REF }}=2.5 \mathrm{~V} \end{gathered}$ | $\begin{gathered} 0 \\ 0.1 \\ 0.1 \end{gathered}$ | $\begin{aligned} & 2.5 \\ & 120 \\ & 120 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & V_{D D} \\ & 2.6 \\ & V_{D D} \end{aligned}$ | V <br> V <br> V <br> dB <br> dB <br> $\mu \mathrm{A}$ |
| POWER-SUPPLY REQUIREMENTS <br> Power-Supply Voltage <br> Current <br> Power Dissipation | $V_{D D}$ <br> PGA = 1, Buffer OFF <br> PGA = 128, Buffer OFF <br> PGA = 1, Buffer ON <br> PGA = 128, Buffer ON <br> SLEEP Mode <br> Read Data Continuous Mode $\overline{\text { PDWN }}$ PGA = 1, Buffer OFF | 4.75 | $\begin{gathered} 240 \\ 450 \\ 290 \\ 960 \\ 60 \\ 230 \\ 0.5 \\ 1.2 \end{gathered}$ | $\begin{gathered} 5.25 \\ 375 \\ 800 \\ 425 \\ 1400 \end{gathered}$ | V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> nA <br> mW |
| TEMPERATURE RANGE <br> Operating <br> Storage |  | $\begin{aligned} & -40 \\ & -60 \end{aligned}$ |  | $\begin{aligned} & +85 \\ & +100 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES: (1) Calibration can minimize these errors.
(2) $\Delta \mathrm{V}_{\text {OUT }}$ is a change in digital result. (3) 12 pF switched capacitor at $\mathrm{f}_{\text {SAMP }}$ clock frequency.

ELECTRICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$
All specifications $T_{\text {MIN }}$ to $T_{M A X}, V_{D D}=+3 V, f_{\text {MOD }}=19.2 \mathrm{kHz}, \mathrm{PGA}=1$, Buffer ON, $\mathrm{f}_{\mathrm{DATA}}=15 \mathrm{~Hz}, \mathrm{~V}_{\text {REF }} \equiv(\operatorname{REF} \operatorname{IN}+)-(R E F \operatorname{IN}-)=+1.25 \mathrm{~V}$, unless otherwise specified.

| PARAMETER | CONDITIONS | $\begin{aligned} & \text { ADS1242 } \\ & \text { ADS1243 } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| ANALOG INPUT ( $\mathrm{A}_{\text {IN }} 0-\mathrm{A}_{\text {IN }} 7$ ) <br> Analog Input Range <br> Full-Scale Input Voltage Range <br> Input Impedance <br> Bandwidth $\begin{aligned} \mathrm{f}_{\text {DATA }} & =3.75 \mathrm{~Hz} \\ \mathrm{f}_{\text {DATA }} & =7.50 \mathrm{~Hz} \\ \mathrm{f}_{\text {DATA }} & =15.00 \mathrm{~Hz} \end{aligned}$ <br> Programmable Gain Amplifier Input Capacitance Input Leakage Current Burnout Current Sources | Buffer OFF <br> Buffer ON <br> $(\mathrm{ln}+)$ - (ln-) See Block Diagram, RANGE $=0$ <br> RANGE = 1 <br> Buffer OFF <br> Buffer ON $\begin{aligned} & -3 \mathrm{~dB} \\ & -3 \mathrm{~dB} \\ & -3 \mathrm{~dB} \end{aligned}$ <br> User-Selectable Gain Ranges <br> Modulator OFF, $\mathrm{T}=25^{\circ} \mathrm{C}$ | $\begin{gathered} \text { GND }-0.1 \\ \text { GND }+0.05 \end{gathered}$ <br> 1 | $\begin{gathered} 5 / \text { PGA } \\ 5 \\ \\ 1.65 \\ 3.44 \\ 14.6 \\ \\ 9 \\ 5 \\ 2 \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}+0.1 \\ \mathrm{~V}_{\mathrm{DD}}-1.5 \\ \pm \mathrm{V}_{\mathrm{REE}} / \mathrm{PGA} \\ \pm \mathrm{V}_{\mathrm{REF}} /(2 \cdot \mathrm{PGA}) \end{gathered}$ | V <br> V <br> V <br> V <br> $\mathrm{M} \Omega$ <br> $\mathrm{G} \Omega$ <br> Hz <br> Hz <br> Hz <br> pF <br> pA <br> $\mu \mathrm{A}$ |
| OFFSET DAC <br> Offset DAC Range <br> Offset DAC Monotonicity <br> Offset DAC Gain Error <br> Offset DAC Gain Error Drift | $\begin{aligned} & \text { RANGE }=0 \\ & \text { RANGE }=1 \end{aligned}$ | 8 | $\begin{gathered} \pm \mathrm{V}_{\mathrm{REF}} /(2 \cdot \mathrm{PGA}) \\ \pm \mathrm{V}_{\mathrm{REF}} /(4 \cdot \mathrm{PGA}) \\ \\ \\ \pm 10 \\ 2 \end{gathered}$ |  |  |
| SYSTEM PERFORMANCE <br> Resolution Integral Nonlinearity <br> Offset Error ${ }^{(1)}$ <br> Offset Drift ${ }^{(1)}$ <br> Gain Error ${ }^{(1)}$ <br> Gain Error Driff ${ }^{(1)}$ <br> Common-Mode Rejection <br> Normal-Mode Rejection <br> Output Noise <br> Power-Supply Rejection | No Missing Codes End Point Fit <br> at DC $\begin{aligned} & \mathrm{f}_{\mathrm{CM}}=60 \mathrm{~Hz}, \mathrm{f}_{\mathrm{DATA}}=15 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{CM}}=50 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=15 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{SIG}}=50 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=15 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{SIG}}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=15 \mathrm{~Hz} \end{aligned}$ <br> at $\mathrm{DC}, \mathrm{dB}=-20 \log \left(\Delta \mathrm{~V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{DD}}\right)^{(2)}$ | 24 <br> 100 <br> See <br> 75 | 15 <br> 0.04 <br> 0.01 <br> 1.0 <br>  <br> 130 <br> 120 <br> 100 <br> 100Typical Characteris90 | $\pm 0.0015$ | Bits \% of FS ppm of FS ppm of $\mathrm{FS} /{ }^{\circ} \mathrm{C}$ \% $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ dB dB dB dB dB dB |
| VOLTAGE REFERENCE INPUT <br> Reference Input Range $V_{\text {REF }}$ <br> Common-Mode Rejection <br> Common-Mode Rejection <br> Bias Current ${ }^{(3)}$ | $\begin{gathered} \text { REF IN }+ \text {, REF IN- } \\ \mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \text { IN }+ \text { ) }-(\text { REF IN- }), \text { RANGE }=0 \\ \text { RANGE }=1 \\ \text { at DC } \\ \mathrm{f}_{\text {VREFCM }}=60 \mathrm{~Hz}, \mathrm{f}_{\text {DATA }}=15 \mathrm{~Hz} \\ \mathrm{~V}_{\text {REF }}=1.25 \end{gathered}$ | $\begin{gathered} 0 \\ 0.1 \\ 0.1 \end{gathered}$ | $\begin{gathered} 1.25 \\ 2.5 \\ 120 \\ 120 \\ 0.65 \end{gathered}$ | $\begin{gathered} V_{D D} \\ 1.30 \\ 2.6 \end{gathered}$ | V <br> V <br> V <br> dB <br> dB <br> $\mu \mathrm{A}$ |
| POWER-SUPPLY REQUIREMENTS <br> Power-Supply Voltage <br> Current <br> Power Dissipation | $V_{D D}$ <br> PGA = 1, Buffer OFF <br> PGA = 128, Buffer OFF <br> PGA = 1, Buffer ON <br> PGA = 128, Buffer ON <br> SLEEP Mode <br> Read Data Continuous Mode <br> $\overline{\text { PDWN }}=0$ <br> PGA = 1, Buffer OFF | 2.7 | $\begin{gathered} 190 \\ 460 \\ 240 \\ 870 \\ 75 \\ 113 \\ 0.5 \\ 0.6 \end{gathered}$ | $\begin{gathered} 3.3 \\ 375 \\ 700 \\ 375 \\ 1325 \\ \\ \\ 1.2 \end{gathered}$ | V $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ nA mW |
| TEMPERATURE RANGE <br> Operating <br> Storage |  | $\begin{aligned} & -40 \\ & -60 \end{aligned}$ |  | $\begin{gathered} +85 \\ +100 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES: (1) Calibration can minimize these errors.
(2) $\Delta \mathrm{V}_{\text {OUT }}$ is a change in digital result. (3) 12 pF switched capacitor at $\mathrm{f}_{\text {SAMP }}$ clock frequency.

PIN CONFIGURATION (ADS1242)


PIN DESCRIPTIONS (ADS1242)

| PIN NUMBER | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | $V_{D D}$ | Power Supply |
| 2 | $\mathrm{X}_{\text {IN }}$ | Clock Input |
| 3 | $\mathrm{X}_{\text {OUT }}$ | Clock Output, used with crystal or ceramic resonator. |
| 4 | $\overline{\text { PDWN }}$ | Active LOW. Power Down. The power down function shuts down the analog and digital circuits. |
| 5 | $\mathrm{V}_{\text {REF+ }}$ | Positive Differential Reference Input |
| 6 | $\mathrm{V}_{\text {REF- }}$ | Negative Differential Reference Input |
| 7 | $\mathrm{A}_{\text {IN }} 0 / \mathrm{DO}$ | Analog Input 0/Data I/O 0 |
| 8 | $\mathrm{A}_{\text {IN }} 1 / \mathrm{D} 1$ | Analog Input 1/Data I/O 1 |
| 9 | $\mathrm{A}_{\text {IN }} 2 / \mathrm{D} 2$ | Analog Input 2/Data I/O 2 |
| 10 | $\mathrm{A}_{\text {IN }} 3 / \mathrm{D} 3$ | Analog Input 3/Data I/O 3 |
| 11 | GND | Ground |
| 12 | $\overline{\mathrm{CS}}$ | Active LOW, Chip Select |
| 13 | $\mathrm{D}_{\text {IN }}$ | Serial Data Input, Schmitt Trigger |
| 14 | $\mathrm{D}_{\text {OUT }}$ | Serial Data Output |
| 15 | SCLK | Serial Clock, Schmitt Trigger |
| 16 | $\overline{\text { DRDY }}$ | Active LOW, Data Ready |

PIN CONFIGURATION (ADS1243)


PIN DESCRIPTIONS (ADS1243)

| PIN <br> NUMBER | NAME | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | $\mathrm{~V}_{\text {DD }}$ | Power Supply <br> Clock Input <br> Clock Output, used with crystal or ceramic <br> resonator. |
| 3 | $\mathrm{X}_{\text {IN }}$ | $\mathrm{X}_{\text {OUT }}$ |



DIAGRAM 1.


DIAGRAM 2.
TIMING CHARACTERISTICS TABLE

| SPEC | DESCRIPTION | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | SCLK Period | 4 | 3 | $\frac{t_{\text {OsC }} \text { Periods }}{\text { DRDY Periods }}$ |
| $\mathrm{t}_{2}$ | SCLK Pulse Width, HIGH and LOW | 200 |  | ns |
| $\mathrm{t}_{3}$ | $\overline{\mathrm{CS}}$ low to first SCLK Edge; Setup Time ${ }^{(2)}$ | 0 |  | ns |
| $t_{4}$ | $\mathrm{D}_{\text {IN }}$ Valid to SCLK Edge; Setup Time | 50 |  | ns |
| $t_{5}$ | Valid $\mathrm{D}_{\text {IN }}$ to SCLK Edge; Hold Time | 50 |  | ns |
| $\mathrm{t}_{6}$ | Delay between last SCLK edge for $D_{I N}$ and first SCLK edge for $D_{\text {Out }}$ : RDATA, RDATAC, RREG, WREG | 50 |  |  |
| $\mathrm{t}_{7}{ }^{(1)}$ | SCLK Edge to Valid New Dout |  | 50 | tosc Periods ns |
| $\mathrm{t}_{8}{ }^{(1)}$ | SCLK Edge to $\mathrm{D}_{\text {Out }}$, Hold Time | 0 |  | ns |
| $\mathrm{t}_{9}$ | Last SCLK Edge to Dout Tri-State | 6 | 10 | tosc Periods |
|  | NOTE: $\mathrm{D}_{\text {Out }}$ goes tri-state immediately when $\overline{\mathrm{CS}}$ goes HIGH. |  |  |  |
| $\mathrm{t}_{10}$ | $\overline{\mathrm{CS}}$ LOW time after final SCLK edge. <br> Read from the device Write to the device | $\begin{aligned} & 0 \\ & 8 \end{aligned}$ |  | $t_{\text {osc }}$ Periods tosc Periods |
| $t_{11}$ | Final SCLK edge of one command until first edge SCLK of next command: |  |  |  |
|  | RREG, WREG, DSYNC, SLEEP, RDATA, RDATAC, STOPC | 4 |  | $t_{\text {Osc }}$ Periods |
|  | SELFGCAL, SELFOCAL, SYSOCAL, SYSGCAL | 2 |  | $\overline{\text { DRDY }}$ Periods |
|  | SELFCAL | 4 |  | DRDY Periods |
|  | RESET (also SCLK Reset) | 16 |  | $\mathrm{t}_{\text {osc }}$ Periods |
| $\mathrm{t}_{16}$ | Pulse Width | 4 | 5000 | $\mathrm{t}_{\text {osc }}$ Periods |
| $t_{17}$ | Allowed analog input change for next valid conversion. | 4 |  | tosc Periods |
| $\mathrm{t}_{18}$ | DOR update, DOR data not valid. |  |  |  |
| $\mathrm{t}_{19}$ | First SCLK after DRDY goes LOW: RDATAC Mode |  |  | tos Periods |
|  | Any other mode | $0$ |  | tosc Periods |

NOTES: (1) Load $=20 \mathrm{pF} \| 10 \mathrm{k} \Omega$ to GND.
(2) $\overline{\mathrm{CS}}$ may be tied LOW.

## TYPICAL CHARACTERISTICS

All specifications $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{f}_{\mathrm{DATA}}=15 \mathrm{~Hz}$, and $\mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-(R E F I N-)=+2.5 \mathrm{~V}$, unless otherwise specified.



COMMON-MODE REJECTION RATIO




## TYPICAL CHARACTERISTICS (Cont.)

All specification $V_{D D}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{f}_{\mathrm{DATA}}=15 \mathrm{~Hz}$, and $\mathrm{V}_{\text {REF }} \equiv(\mathrm{REF} \operatorname{IN}+)-(R E F I N-)=+2.5 \mathrm{~V}$, unless otherwise specified.


INTEGRAL NONLINEARITY vs INPUT SIGNAL



GAIN vs TEMPERATURE
(Cal at $25^{\circ} \mathrm{C}$ )


CURRENT vs TEMPERATURE (Buffer Off)


## TYPICAL CHARACTERISTICS (Cont.)

All specification $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{PGA}=1, \mathrm{f}_{\mathrm{DATA}}=15 \mathrm{~Hz}$, and $\mathrm{V}_{\mathrm{REF}} \equiv(\mathrm{REF} \operatorname{IN}+)-($ REF $\mathrm{IN}-)=+2.5 \mathrm{~V}$, unless otherwise specified.


OFFSET DAC
OFFSET vs TEMPERATURE
(Cal at $25^{\circ} \mathrm{C}$ )




## OVERVIEW

## INPUT MULTIPLEXER

The input multiplexer provides for any combination of differential inputs to be selected on any of the input channels, as shown in Figure 1. For example, if $\mathrm{A}_{\text {IN }} 0$ is selected as the positive differential input channel, any other channel can be selected as the negative terminal for the differential input


FIGURE 1. Input Multiplexer Configuration.
channel. With this method, it is possible to have up to seven single-ended input channels or four independent differential input channels for the ADS1243, and three single-ended input channels or two independent differential input channels for the ADS1242.

The ADS1242 and ADS1243 feature a single-cycle settling digital filter that provides valid data on the first conversion after a new channel selection. In order to minimize the settling error, synchronize MUX changes to the conversion beginning, which is indicated by the falling edge of DRDY. In other words, issuing a MUX change through the WREG command immediately after $\overline{\text { DRDY }}$ goes LOW minimizes the settling error. Increasing the time between the conversion beginning ( $\overline{\mathrm{DRDY}}$ goes LOW) and the MUX change command ( $\mathrm{t}_{\mathrm{DELAY}}$ ) results in a settling error in the conversion data, as shown in Figure 2.

## BURNOUT CURRENT SOURCES

The Burnout Current Sources can be used to detect sensor short-circuit or open-circuit conditions. Setting the Burnout Current Sources (BOCS) bit in the SETUP register activates two $2 \mu \mathrm{~A}$ current sources called burnout current sources. One of the current sources is connected to the converter's negative input and the other is connected to the converter's positive input.

Figure 3 shows the situation for an open-circuit sensor. This is a potential failure mode for many kinds of remotely connected sensors. The current source on the positive input acts as a pull-up, causing the positive input to go to the positive analog supply, and the current source on the negative input acts as a pull-down, causing the negative input to go to ground. The ADS1242/43 therefore outputs full-scale (7FFFFF Hex).
Figure 4 shows a short-circuited sensor. Since the inputs are


FIGURE 2. Input Multiplexer Configuration.


FIGURE 3. Burnout detection while sensor is open-circuited.
shorted and at the same potential, the ADS1242/43 signal outputs are approximately zero. (Note that the code for shorted inputs is not exactly zero due to internal series resistance, low-level noise and other error sources.)

## INPUT BUFFER



FIGURE 4. Burnout detection while sensor is short-circuited.
The input impedance of the ADS1242/43 without the buffer enabled is approximately $5 \mathrm{M} \Omega /$ PGA. For systems requiring very high input impedance, the ADS1242/43 provides a chopper-stabilized differential FET-input voltage buffer. When activated, the buffer raises the ADS1242/43 input impedance to approximately $5 \mathrm{G} \Omega$.
The buffer's input range is approximately 50 mV to $V_{D D}-1.5 \mathrm{~V}$. The buffer's linearity will degrade beyond this range. Differential signals should be adjusted so that both signals are within the buffer's input range.

The buffer can be enabled using the BUFEN pin or the BUFEN bit in the ACR register. The buffer is on when the BUFEN pin is high and the BUFEN bit is set to one. If the BUFEN pin is low, the buffer is disabled. If the BUFEN bit is set to zero, the buffer is also disabled.
The buffer draws additional current when activated. The
current required by the buffer depends on the PGA setting. When the PGA is set to 1 , the buffer uses approximately $50 \mu \mathrm{~A}$; when the PGA is set to 128 , the buffer uses approximately $500 \mu \mathrm{~A}$.

## PGA

The Programmable Gain Amplifier (PGA) can be set to gains of $1,2,4,8,16,32,64$, or 128 . Using the PGA can improve the effective resolution of the A/D converter. For instance, with a PGA of 1 on a 5 V full-scale signal, the $A / D$ converter can resolve down to $1 \mu \mathrm{~V}$. With a PGA of 128 and a full-scale signal of 39 mV , the $\mathrm{A} / \mathrm{D}$ converter can resolve down to 75 nV . $\mathrm{V}_{\mathrm{DD}}$ current increases with PGA settings higher than 4.

## OFFSET DAC

The input to the PGA can be shifted by half the full-scale input range of the PGA using the Offset DAC (ODAC) register. The ODAC register is an 8 -bit value; the MSB is the sign and the seven LSBs provide the magnitude of the offset. Using the offset DAC does not reduce the performance of the $A / D$ converter. For more details on the ODAC in the ADS1242/43, please refer to TI application report SBAAO77 (available through the TI website).

## MODULATOR

The modulator is a single-loop second-order system. The modulator runs at a clock speed ( $f_{\text {MOD }}$ ) that is derived from the external clock (fosc). The frequency division is determined by the SPEED bit in the SETUP register, as shown in Table I.

|  | SPEED |  | DR BITS |  |  | 1st NOTCH |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{f}_{\text {OSc }}$ | BIT | $\mathbf{f}_{\text {MOD }}$ | $\mathbf{0 0}$ | $\mathbf{0 1}$ | $\mathbf{1 0}$ | FREQ. |
| 2.4576 MHz | 0 | $19,200 \mathrm{~Hz}$ | 15 Hz | 7.5 Hz | 3.75 Hz | $50 / 60 \mathrm{~Hz}$ |
|  | 1 | $9,600 \mathrm{~Hz}$ | 7.5 Hz | 3.75 Hz | 1.875 Hz | $25 / 30 \mathrm{~Hz}$ |
| 4.9152 MHz | 0 | $38,400 \mathrm{~Hz}$ | 30 Hz | 15 Hz | 7.5 Hz | $100 / 120 \mathrm{~Hz}$ |
|  | 1 | $19,200 \mathrm{~Hz}$ | 15 Hz | 7.5 Hz | 3.75 Hz | $50 / 60 \mathrm{~Hz}$ |

TABLE I. Output Configuration.

## CALIBRATION

The offset and gain errors can be minimized with calibration. The ADS1242 and ADS1243 support both self and system calibration.
Self-calibration of the ADS1242 and ADS1243 corrects internal offset and gain errors and is handled by three commands: SELFCAL, SELFGAL, and SELFOCAL. The SELFCAL command performs both an offset and gain calibration. SELFGCAL performs a gain calibration and SELFOCAL performs an offset calibration, each of which takes two $t_{\text {DATA }}$ periods to complete. During self-calibration, the ADC inputs are disconnected internally from the input pins. The PGA must be set to 1 prior to issuing a SELFCAL or SELFGCAL command. Any PGA is allowed when issuing a SELFOCAL command. For
example, if using PGA $=64$, first set PGA $=1$ and issue SELFGCAL. Afterwards, set PGA = 64 and issue SELFOCAL. For operation with a reference voltage greater than $\left(\mathrm{V}_{\mathrm{DD}}-1.5\right)$ volts, the buffer must also be turned off during gain self-calibration to avoid exceeding the buffer input range.
System calibration corrects both internal and external offset and gain errors. While performing system calibration, the appropriate signal must be applied to the inputs. The system offset calibration command (SYSOCAL) requires a zero input differential signal (see Table IV, page 18). It then computes the offset that nullifies the offset in the system. The system gain calibration command (SYSGCAL) requires a positive full-scale input signal. It then computes a value to nullify the gain error in the system. Each of these calibrations takes two $t_{\text {DATA }}$ periods to complete. System gain calibration is recommended for the best gain calibration at higher PGAs.
Calibration should be performed after power on, a change in temperature, or a change of the PGA. The RANGE bit (ACR bit 2) must be zero during calibration.

Calibration removes the effects of the ODAC; therefore, disable the ODAC during calibration, and enable again after calibration is complete.
At the completion of calibration, the $\overline{\text { DRDY }}$ signal goes low, indicating the calibration is finished. The first data after calibration should be discarded since it may be corrupt from calibration data remaining in the filter. The second data is always valid.

## EXTERNAL VOLTAGE REFERENCE

The ADS1242 and ADS1243 require an external voltage reference. The selection for the voltage reference value is made through the ACR register.
The external voltage reference is differential and is represented by the voltage difference between the pins: $+\mathrm{V}_{\text {REF }}$ and $-\mathrm{V}_{\text {REF }}$. The absolute voltage on either pin, $+\mathrm{V}_{\text {REF }}$ or $-V_{\text {REF }}$, can range from GND to $V_{D D}$. However, the following limitations apply:
For $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ and RANGE $=0$ in the ACR , the differential $V_{\text {REF }}$ must not exceed 2.5 V .
For $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ and RANGE $=1$ in the ACR , the differential $V_{\text {REF }}$ must not exceed 5 V .
For $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ and RANGE $=0$ in the ACR , the differential $V_{\text {REF }}$ must not exceed 1.25 V .
For $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ and RANGE $=1$ in the ACR , the differential $\mathrm{V}_{\text {REF }}$ must not exceed 2.5 V .

## CLOCK GENERATOR

The clock source for the ADS1242 and ADS1243 can be provided from a crystal, oscillator, or external clock. When the clock source is a crystal, external capacitors must be provided to ensure start-up and stable clock frequency. This is shown in both Figure 5 and Table II. $\mathrm{X}_{\text {OUT }}$ is only for use with external crystals and it should not be used as a clock driver for external circuitry.


FIGURE 5. Crystal Connection.

| CLOCK <br> SOURCE | FREQUENCY | $\mathbf{C}_{1}$ | $\mathbf{C}_{2}$ | PART <br> NUMBER |
| :---: | :---: | :---: | :---: | :---: |
| Crystal | 2.4576 | $0-20 \mathrm{pF}$ | $0-20 \mathrm{pF}$ | ECS, ECSD $2.45-32$ |
| Crystal | 4.9152 | $0-20 \mathrm{pF}$ | $0-20 \mathrm{pF}$ | ECS, ECSL 4.91 |
| Crystal | 4.9152 | $0-20 \mathrm{pF}$ | $0-20 \mathrm{pF}$ | ECS, ECSD 4.91 |
| Crystal | 4.9152 | $0-20 \mathrm{pF}$ | $0-20 \mathrm{pF}$ | CTS, MP 042 4M9182 |

TABLE II. Recommended Crystals.

## DIGITAL FILTER

The ADS1242 and ADS1243 have a 1279 tap linear phase Finite Impulse Response (FIR) digital filter that a user can configure for various output data rates. When a 2.4576 MHz crystal is used, the device can be programmed for an output data rate of $15 \mathrm{~Hz}, 7.5 \mathrm{~Hz}$, or 3.75 Hz . Under these conditions, the digital filter rejects both 50 Hz and 60 Hz interference. Figure 6 shows the digital filter frequency response for data output rates of $15 \mathrm{~Hz}, 7.5 \mathrm{~Hz}$, and 3.75 Hz .
If a different data output rate is desired, a different crystal frequency can be used. However, the rejection frequencies shift accordingly. For example, a 3.6864 MHz master clock with the default register condition has:
$(3.6864 \mathrm{MHz} / 2.4576 \mathrm{MHz}) \cdot 15 \mathrm{~Hz}=22.5 \mathrm{~Hz}$ data output rate and the first and second notch is:

$$
1.5 \cdot(50 \mathrm{~Hz} \text { and } 60 \mathrm{~Hz})=75 \mathrm{~Hz} \text { and } 90 \mathrm{~Hz}
$$

## DATA I/O INTERFACE

The ADS1242 has four pins and the ADS1243 has eight pins that serve a dual purpose as both analog inputs and data I/O. These pins are configured through the IOCON, DIR, and DIO registers and can be individually configured as either analog inputs or data I/O. See Figure 7 (page 14) for the equivalent schematic of an Analog/Data I/O pin.
The IOCON register defines the pin as either an analog input or data I/O. The power-up state is an analog input. If the pin is configured as an analog input in the IOCON register, the DIR and DIO registers have no effect on the state of the pin. If the pin is configured as data I/O in the IOCON register, then DIR and DIO are used to control the state of the pin. The DIR register controls the direction of the data pin, either as an input or output. If the pin is configured as an input in the DIR register, then the corresponding DIO register bit reflects the state of the pin. Make sure the pin is driven to a logic one or zero when configured as an input to prevent


FIGURE 6. Filter Frequency Responses.
excess current dissipation. If the pin is configured as an output in the DIR register, then the corresponding DIO register bit value determines the state of the output pin $\left(0=G N D, 1=V_{D D}\right)$.
It is still possible to perform $A / D$ conversions on a pin configured as data I/O. This may be useful as a test mode, where the data I/O pin is driven and an A/D conversion is done on the pin.


FIGURE 7. Analog/Data Interface Pin.

## SERIAL PERIPHERAL INTERFACE

The Serial Peripheral Interface (SPI) allows a controller to communicate synchronously with the ADS1242 and ADS1243. The ADS1242 and ADS1243 operate in slave-only mode. The serial interface is a standard four-wire SPI ( $\overline{\mathrm{CS}}$, SCLK, $\mathrm{D}_{\text {IN }}$ and $\mathrm{D}_{\mathrm{OUT}}$ ) interface.

## Chip Select ( $\overline{\mathrm{CS}}$ )

The chip select ( $\overline{\mathrm{CS}}$ ) input must be externally asserted before communicating with the ADS1242 or ADS1243. $\overline{\mathrm{CS}}$ must stay LOW for the duration of the communication. Whenever $\overline{\mathrm{CS}}$ goes HIGH, the serial interface is reset. $\overline{\mathrm{CS}}$ may be hard-wired LOW.

## Serial Clock (SCLK)

The serial clock (SCLK) features a Schmitt-triggered input and is used to clock $D_{\text {IN }}$ and $D_{\text {OUT }}$ data. Make sure to have a clean SCLK to prevent accidental double-shifting of the data. If SCLK is not toggled within three $\overline{\text { DRDY }}$ pulses, the serial interface resets on the next SCLK pulse and starts a new communication cycle. A special pattern on SCLK resets the entire chip; see the RESET section for additional information.

## Data Input ( $\mathrm{D}_{\mathrm{IN}}$ ) and Data Output ( $\mathrm{D}_{\mathrm{OUT}}$ )

The data input $\left(\mathrm{D}_{\mathrm{IN}}\right)$ and data output $\left(\mathrm{D}_{\text {OUT }}\right)$ receive and send data from the ADS1242 and ADS1243. $\mathrm{D}_{\text {OUT }}$ is high impedance when not in use to allow $D_{\text {IN }}$ and $D_{\text {OUT }}$ to be connected together and driven by a bidirectional bus. Note: the Read Data Continuous Mode (RDATAC) command should not be issued when $D_{\mathbb{I N}}$ and $D_{\text {OUT }}$ are connected. While in RDATAC mode, $\mathrm{D}_{\text {IN }}$ looks for the STOPC or RESET command. If either of these 8-bit bytes appear on $\mathrm{D}_{\text {Out }}$ (which is connected to $D_{I N}$ ), the RDATAC mode ends.

## DATA READY ( $\overline{\text { DRDY }}$ ) PIN

The $\overline{\mathrm{DRDY}}$ line is used as a status signal to indicate when data is ready to be read from the internal data register. $\overline{\text { DRDY }}$ goes LOW when a new data word is available in the DOR register. It is reset HIGH when a read operation from the data register is complete. It also goes HIGH prior to the updating of the output register to indicate when not to read from the device to ensure that a data read is not attempted while the register is being updated.
The status of $\overline{\text { DRDY }}$ can also be obtained by interrogating bit 7 of the ACR register (address $2_{\mathrm{H}}$ ). The serial interface can operate in 3 -wire mode by tying the $\overline{\mathrm{CS}}$ input LOW. In this case, the SCLK, $D_{\text {IN }}$, and $D_{\text {OUt }}$ lines are used to communicate with the ADS1242 and ADS1243. This scheme is suitable for interfacing to microcontrollers. If $\overline{\mathrm{CS}}$ is required as a decoding signal, it can be generated from a port bit of the microcontroller.

## DSYNC OPERATION

Synchronization can be achieved through the DSYNC command. When the DSYNC command is sent, the digital filter is reset on the edge of the last SCLK of the DSYNC command. The modulator is held in RESET until the next edge of SCLK is detected. Synchronization occurs on the next rising edge of the system clock after the first SCLK following the DSYNC command.

## POWER-UP—SUPPLY VOLTAGE RAMP RATE

The power-on reset circuitry was designed to accommodate digital supply ramp rates as slow as $1 \mathrm{~V} / 10 \mathrm{~ms}$. To ensure proper operation, the power supply should ramp monotonically.

## ADS1242 AND ADS1243 REGISTERS

The operation of the device is set up through individual registers. Collectively, the registers contain all the information needed to configure the part, such as data format,
multiplexer settings, calibration settings, data rate, etc. The 16 registers are shown in Table III.

| ADDRESS | REGISTER | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $00_{H}$ | SETUP | ID | ID | ID | ID | BOCS | PGA2 | PGA1 | PGAO |
| $0^{1}{ }_{\text {H }}$ | MUX | PSEL3 | PSEL2 | PSEL1 | PSELO | NSEL3 | NSEL2 | NSEL1 | NSELO |
| $02_{H}$ | ACR | DRDY | U/B | SPEED | BUFEN | BIT ORDER | RANGE | DR1 | DR0 |
| $03_{\text {H }}$ | ODAC | SIGN | OSET6 | OSET5 | OSET4 | OSET3 | OSET2 | OSET1 | OSETO |
| $04^{H}$ | DIO | DIO_7 | DIO_6 | DIO_5 | DIO_4 | DIO_3 | DIO_2 | DIO_1 | DIO_0 |
| $05_{\text {H }}$ | DIR | DIR_7 | DIR_6 | DIR_5 | DIR_4 | DIR_3 | DIR_2 | DIR_1 | DIR_0 |
| $06_{H}$ | IOCON | 107 | 106 | 105 | 104 | 103 | IO2 | 101 | 100 |
| $07_{H}$ | OCRO | OCR07 | OCR06 | OCR05 | OCR04 | OCR03 | OCR02 | OCR01 | OCROO |
| $08_{\text {H }}$ | OCR1 | OCR15 | OCR14 | OCR13 | OCR12 | OCR11 | OCR10 | OCR09 | OCR08 |
| $09^{H}$ | OCR2 | OCR23 | OCR22 | OCR21 | OCR20 | OCR19 | OCR18 | OCR17 | OCR16 |
| $0 \mathrm{~A}_{\mathrm{H}}$ | FSR0 | FSR07 | FSR06 | FSR05 | FSR04 | FSR03 | FSR02 | FSR01 | FSR00 |
| $\mathrm{OB}_{\mathrm{H}}$ | FSR1 | FSR15 | FSR14 | FSR13 | FSR12 | FSR11 | FSR10 | FSR09 | FSR08 |
| $0 \mathrm{C}_{\mathrm{H}}$ | FSR2 | FSR23 | FSR22 | FSR21 | FSR20 | FSR19 | FSR18 | FSR17 | FSR16 |
| $0 \mathrm{D}_{\mathrm{H}}$ | DOR2 | DOR23 | DOR22 | DOR21 | DOR20 | DOR19 | DOR18 | DOR17 | DOR16 |
| $0 \mathrm{E}_{\mathrm{H}}$ | DOR1 | DOR15 | DOR14 | DOR13 | DOR12 | DOR11 | DOR10 | DOR09 | DOR08 |
| $0 \mathrm{~F}_{\mathrm{H}}$ | DORO | DOR07 | DOR16 | FSR21 | DOR04 | DOR03 | DOR02 | DOR01 | DORO0 |

TABLE III. Registers.

## DETAILED REGISTER DEFINITIONS

SETUP (Address $00_{\mathrm{H}}$ ) Setup Register
Reset Value = iiii0000

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ID | ID | ID | ID | BOCS | PGA2 | PGA1 | PGA0 |

bit 7-4 Factory Programmed Bits
bit 3 BOCS: Burnout Current Source
0 = Disabled (default)
1 = Enabled
bit 2-0 PGA2: PGA1: PGA0: Programmable Gain Amplifier Gain Selection
$000=1$ (default)
$001=2$
$010=4$
$011=8$
$100=16$
$101=32$
$110=64$
$111=128$

MUX (Address $01_{\mathrm{H}}$ ) Multiplexer Control Register
Reset Value $=01_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 |  | bit 1 |  | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSEL3 | PSEL2 | PSEL1 | PSELO | NSEL3 | NSEL2 | NSEL1 | NSELO |  |  |

bit 7-4 PSEL3: PSEL2: PSEL1: PSEL0: Positive Channel Select
$0000=\mathrm{A}_{\text {IN }} 0$ (default)
$0001=A_{\text {IN }} 1$
$0010=A_{I_{1}} 2$
$0011=A_{I_{N}} 3$
$0100=A_{\text {IN }} 4$
$0101=A_{\text {IN }} 5$
$0110=A_{\text {IN }} 6$
$0111=A_{\text {IN }} 7$
1111 = Reserved
bit 3-0 NSEL3: NSEL2: NSEL1: NSELO: Negative Channel Select
$0000=A_{\text {IN }} 0$
$0001=\mathrm{A}_{\text {IN }}{ }^{1}$ (default)
$0010=A_{I_{N}} 2$
$0011=A_{\text {IN }} 3$
$0100=A_{\text {IN }} 4$
$0101=A_{\text {IN }} 5$
$0110=A_{\text {IN }} 6$
$0111=\mathrm{A}_{\mathrm{IN}} 7$
1111 = Reserved

ACR (Address $02_{\mathrm{H}}$ ) Analog Control Register
Reset Value $=\mathrm{XO}_{\mathrm{H}}$

| bit 7 | bit 6 |  | bit 5 | bit 4 |  | bit 3 | bit 2 |  | bit 1 |  | bit 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { DRDY }}$ | U/ $/ \bar{B}$ | SPEED | BUFEN | BIT ORDER | RANGE | DR1 | DRO |  |  |  |  |

bit $7 \quad \overline{\text { DRDY: }}$ Data Ready (Read Only) This bit duplicates the state of the $\overline{\text { DRDY }}$ pin.
bit $6 \quad U / \bar{B}$ : Data Format
0 = Bipolar (default)
1 = Unipolar

| $\mathbf{U} / \overline{\mathbf{B}}$ | ANALOG INPUT | DIGITAL OUTPUT (Hex) |
| :---: | :---: | :---: |
|  | +FSR | $0 \times 7$ FFFFF |
| 0 | Zero | $0 \times 000000$ |
|  | -FSR | $0 \times 800000$ |
| 1 | +FSR | $0 \times F F F F F F$ |
|  | Zero | $0 \times 000000$ |
|  | -FSR | $0 \times 000000$ |

bit 5 SPEED: Modulator Clock Speed
$0=\mathrm{f}_{\text {MOD }}=\mathrm{f}_{\mathrm{OSC}} / 128$ (default)
$1=f_{\text {MOD }}=f_{\text {OSC }} / 256$
bit 4 BUFEN: Buffer Enable
0 = Buffer Disabled (default)
1 = Buffer Enabled
bit 3 BIT ORDER: Data Output Bit Order
$0=$ Most Significant Bit Transmitted First (default)
1 = Least Significant Bit Transmitted First
Data is always shifted in or out MSB first.
bit 2 RANGE: Range Select
$0=$ Full-Scale Input Range equal to $\pm \mathrm{V}_{\text {REF }}$ (default).
1 = Full-Scale Input Range equal to $\pm 1 / 2 \mathrm{~V}_{\text {REF }}$
NOTE: This allows reference voltages as high as
$\mathrm{V}_{\mathrm{DD}}$, but even with a 5 V reference voltage the calibration must be performed with this bit set to 0 .
bit 1-0 DR1: DR0: Data Rate
$\left(\mathrm{f}_{\mathrm{OSC}}=2.4576 \mathrm{MHz}, \mathrm{SPEED}=0\right)$
$00=15 \mathrm{~Hz}$ (default)
$01=7.5 \mathrm{~Hz}$
$10=3.75 \mathrm{~Hz}$
11 = Reserved

ODAC (Address 03 ) Offset DAC
Reset Value $=00_{H}$

| bit 7 | bit 6 |  | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit 0 |  |  |  |  |  |  |  |
| SIGN | OSET6 | OSET5 | OSET4 | OSET3 | OSET2 | OSET1 | OSET0 |

bit 7 Sign
$0=$ Positive
$1=$ Negative

$$
\begin{aligned}
& \text { Offset }=\frac{V_{\text {REF }}}{2 \bullet \text { PGA }} \cdot\left(\frac{\text { OSET }[6: 0]}{127}\right) \quad \text { RANGE }=0 \\
& \text { Offset }=\frac{V_{\text {REF }}}{4 \bullet \text { PGA }} \bullet\left(\frac{\text { OSET }[6: 0]}{127}\right) \quad \text { RANGE }=1
\end{aligned}
$$

NOTE: The offset DAC must be enabled after calibration or the calibration nullifies the effects.

DIO (Address 04 ${ }_{\mathrm{H}}$ ) Data I/O
Reset Value $=00_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIO 7 | DIO 6 | DIO 5 | DIO 4 | DIO 3 | DIO 2 | DIO 1 | DIO 0 |

If the IOCON register is configured for data, a value written to this register appears on the data I/O pins if the pin is configured as an output in the DIR register. Reading this register returns the value of the data I/O pins.
Bits 4 to 7 are not used in ADS1242.

DIR (Address $05_{\mathrm{H}}$ ) Direction Control for Data I/O
Reset Value $=$ FF $_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| DIR7 | DIR6 | DIR5 | DIR4 | DIR3 | DIR2 | DIR1 | DIR0 |

Each bit controls whether the corresponding data I/O pin is an output $(=0)$ or input $(=1)$. The default power-up state is as inputs.
Bits 4 to 7 are not used in ADS1242.
IOCON (Address $06_{\mathrm{H}}$ ) I/O Configuration Register
Reset Value $=00_{H}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 107 | 106 | 105 | 104 | 103 | 102 | 101 | 100 |

bit 7-0 IO7: IO0: Data I/O Configuration
0 = Analog (default)
1 = Data
Configuring the pin as a data I/O pin allows it to be controlled through the DIO and DIR registers.
Bits 4 to 7 are not used in ADS1242.

OCRO (Address $07_{\mathrm{H}}$ ) Offset Calibration Coefficient (Least Significant Byte)
Reset Value $=0^{0} \mathrm{H}_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCR07 | OCR06 | OCR05 | OCR04 | OCR03 | OCR02 | OCR01 | OCR00 |

OCR1 (Address 08 ${ }_{\mathrm{H}}$ ) Offset Calibration Coefficient (Middle Byte)
Reset Value $=00_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCR15 | OCR14 | OCR13 | OCR12 | OCR11 | OCR10 | OCR09 | OCR08 |

OCR2 (Address 09 H ) Offset Calibration Coefficient
(Most Significant Byte)
Reset Value $=00_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCR23 | OCR22 | OCR21 | OCR20 | OCR19 | OCR18 | OCR17 | OCR16 |

FSR0 (Address $0 \mathrm{~A}_{\mathrm{H}}$ ) Full-Scale Register
(Least Significant Byte)
Reset Value $=59_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSR07 | FSR06 | FSR05 | FSR04 | FSR03 | FSR02 | FSR01 | FSR00 |

FSR1 (Address OB $_{\mathrm{H}}$ ) Full-Scale Register (Middle Byte)
Reset Value $=55_{H}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSR15 | FSR14 | FSR13 | FSR12 | FSR11 | FSR10 | FSR09 | FSR08 |

FSR2 (Address $0^{H}{ }_{H}$ ) Full-Scale Register
(Most Significant Byte)
Reset Value $=55_{\text {H }}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSR23 | FSR22 | FSR21 | FSR20 | FSR19 | FSR18 | FSR17 | FSR16 |

DOR2 (Address 0D ${ }_{\mathrm{H}}$ ) Data Output Register
(Most Significant Byte) (Read Only)
Reset Value $=00_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 |  | bit 2 | bit 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOR23 | DOR22 | DOR21 | DOR20 | DOR19 | DOR18 | DOR17 | DOR16 |

DOR1 (Address $0 \mathrm{E}_{\mathrm{H}}$ ) Data Output Register (Middle Byte) (Read Only)
Reset Value $=00_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOR15 | DOR14 | DOR13 | DOR12 | DOR11 | DOR10 | DOR09 | DOR08 |

DOR0 (Address $0 \mathrm{~F}_{\mathrm{H}}$ ) Data Output Register
(Least Significant Byte) (Read Only)
Reset Value $=00_{\mathrm{H}}$

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOR07 | DOR06 | DOR05 | DOR04 | DOR03 | DOR02 | DOR01 | DOR00 |

## ADS1242 AND ADS1243 CONTROL COMMAND DEFINITIONS

The commands listed in Table IV control the operations of the ADS1242 and ADS1243. Some of the commands are stand-alone commands (for example, RESET) while others require additional bytes (for example, WREG requires the count and data bytes).

Operands:
$\mathrm{n}=$ count ( 0 to 127)
$r=$ register (0 to 15)
$x=$ don't care

| COMMANDS | DESCRIPTION | OP CODE | 2nd COMMAND BYTE |
| :---: | :---: | :---: | :---: |
| RDATA | Read Data | $00000001\left(01_{\mathrm{H}}\right)$ | - |
| RDATAC | Read Data Continuously | $00000011\left(03_{\mathrm{H}}\right)$ | - |
| STOPC | Stop Read Data Continuously | $00001111\left(0 \mathrm{~F}_{\mathrm{H}}\right)$ | - |
| RREG | Read from REG "rrrr" | $0001 \mathrm{rrrr}\left(1 \mathrm{x}_{\mathrm{H}}\right)$ | xxxx_nnnn (\# of regs-1) |
| WREG | Write to REG "rrrr" | $0101 \mathrm{rrrr}\left(5 \mathrm{x}_{\mathrm{H}}\right)$ | xxxx_nnnn (\# of regs-1) |
| SELFCAL | Offset and Gain Self Cal | $11110000\left(\mathrm{FO}_{\mathrm{H}}\right)$ | - |
| SELFOCAL | Self Offset Cal | $11110001\left(\mathrm{~F} 1_{\mathrm{H}}\right)$ | - |
| SELFGCAL | Self Gain Cal | 11110010 ( $\mathrm{F}_{\mathrm{H}}$ ) | - |
| SYSOCAL | Sys Offset Cal | $11110011\left(\mathrm{~F}_{\mathrm{H}}\right)$ | - |
| SYSGCAL | Sys GainCal | 11110100 (F4H) | - |
| WAKEUP | Wakup from SLEEP Mode | $11111011\left(\mathrm{FB}_{\mathrm{H}}\right)$ | - |
| DSYNC | Sync DRDY | $11111100\left(\mathrm{FC}_{H}\right)$ | - |
| SLEEP | Put in SLEEP Mode | $11111101\left(\mathrm{FD}_{\mathrm{H}}\right)$ | - |
| RESET | Reset to Power-Up Values | 11111110 ( $\mathrm{FE}_{\mathrm{H}}$ ) | - |

TABLE IV. Command Summary.

## RDATA-Read Data

Description: Read the most recent conversion result from the Data Output Register (DOR). This is a 24-bit value.

Operands: None
Bytes: 1
Encoding: 00000001
Data Transfer Sequence:


NOTE: (1) For wait time, refer to timing specification.

## RDATAC-Read Data Continuous

Description: Read Data Continuous mode enables the continuous output of new data on each DRDY. This command eliminates the need to send the Read Data Command on each $\overline{\text { DRDY. This mode may be terminated by either the STOPC }}$ command or the RESET command. Wait at least $10 \mathrm{f}_{\mathrm{OSC}}$ after $\overline{\text { DRDY }}$ falls before reading.
Operands: None
Bytes: 1
Encoding: 00000011
Data Transfer Sequence:
Command terminated when "uuuu uuuu" equals STOPC or RESET.


NOTE: (1) For wait time, refer to timing specification.

## STOPC-Stop Continuous

Description: Ends the continuous data output mode. Issue after DRDY goes LOW.
Operands: None
Bytes: 1
Encoding: 00001111

## Data Transfer Sequence:



## RREG-Read from Registers

Description: Output the data from up to 16 registers starting with the register address specified as part of the instruction. The number of registers read will be one plus the second byte count. If the count exceeds the remaining registers, the addresses wrap back to the beginning.

Operands: r, n
Bytes: 2
Encoding: 0001 rrrr xxxx nnnn
Data Transfer Sequence:
Read Two Registers Starting from Register 01 H (MUX)


NOTE: (1) For wait time, refer to timing specification.

## WREG-Write to Registers

Description: Write to the registers starting with the register address specified as part of the instruction. The number of registers that will be written is one plus the value of the second byte.
Operands: r, n
Bytes: 2
Encoding: 0101 rrrr xxxx nnnn

## Data Transfer Sequence:

Write Two Registers Starting from 04 ${ }_{H}$ (DIO)


## SELFCAL-Offset and Gain Self Calibration

Description: Starts the process of self calibration. The Offset Calibration Register (OCR) and the Full-Scale Register (FSR) are updated with new values after this operation.

Operands: None
Bytes: 1
Encoding: 11110000
Data Transfer Sequence:


## SELFOCAL-Offset Self Calibration

Description: Starts the process of self-calibration for offset. The Offset Calibration Register (OCR) is updated after this operation.
Operands: None
Bytes: 1
Encoding: 11110001
Data Transfer Sequence:


## SELFGCAL-Gain Self Calibration

Description: Starts the process of self-calibration for gain. The Full-Scale Register (FSR) is updated with new values after this operation.
Operands: None
Bytes: 1
Encoding: 11110010

## Data Transfer Sequence:



## SYSOCAL-System Offset Calibration

Description: Initiates a system offset calibration. The input should be set to OV, and the ADS1242 and ADS1243 compute the OCR value that compensates for offset errors. The Offset Calibration Register (OCR) is updated after this operation. The user must apply a zero input signal to the appropriate analog inputs. The OCR register is automatically updated afterwards.

Operands: None
Bytes: 1
Encoding: 11110011
Data Transfer Sequence:


## SYSGCAL-System Gain Calibration

Description: Starts the system gain calibration process. For a system gain calibration, the input should be set to the reference voltage and the ADS1242 and ADS1243 compute the FSR value that will compensate for gain errors. The FSR is updated after this operation. To initiate a system gain calibration, the user must apply a full-scale input signal to the appropriate analog inputs. FCR register is updated automatically.
Operands: None
Bytes: 1
Encoding: 11110100
Data Transfer Sequence:


## WAKEUP

Description: Wakes the ADS1242 and ADS1243 from SLEEP mode.
Operands: None
Bytes: 1
Encoding: 11111011

## Data Transfer Sequence:



## DSYNC-Sync DRDY

Description: Synchronizes the ADS1242 and ADS1243 to an external event.

Operands: None
Bytes: 1
Encoding: 11111100
Data Transfer Sequence:


## SLEEP-Sleep Mode

Description: Puts the ADS1242 and ADS1243 into a low power sleep mode. To exit sleep mode, issue the WAKEUP command.

Operands: None
Bytes: 1
Encoding: 11111101
Data Transfer Sequence:


## RESET-Reset to Default Values

Description: Restore the registers to their power-up values. This command stops the Read Continuous mode.
Operands: None
Bytes: 1
Encoding: 11111110
Data Transfer Sequence:


## APPLICATION EXAMPLES

## GENERAL-PURPOSE WEIGHT SCALE

Figure 8 shows a typical schematic of a general-purpose weight scale application using the ADS1242. In this example, the internal PGA is set to either 64 or 128 (depending on the maximum output voltage of the load cell) so that the
load cell output can be directly applied to the differential inputs of ADS1242.

## HIGH PRECISION WEIGHT SCALE

Figure 9 shows the typical schematic of a high-precision weight scale application using the ADS1242. The front-end differential amplifier helps maximize the dynamic range.


FIGURE 8. Schematic of a General-Purpose Weight Scale.


FIGURE 9. Block Diagram for a High-Precision Weight Scale.

## DEFINITION OF TERMS

An attempt has been made to be consistent with the terminology used in this data sheet. In that regard, the definition of each term is given as follows:
Analog Input Voltage-the voltage at any one analog input relative to GND.

Analog Input Differential Voltage-given by the following equation: $(\mathrm{IN}+)$ - ( $\mathrm{IN}-$ ). Thus, a positive digital output is produced whenever the analog input differential voltage is positive, while a negative digital output is produced whenever the differential is negative.
For example, when the converter is configured with a 2.5 V reference and placed in a gain setting of 1 , the positive full-scale output is produced when the analog input differential is 2.5 V . The negative full-scale output is produced when the differential is -2.5 V . In each case, the actual input voltages must remain within the GND to $\mathrm{V}_{\mathrm{DD}}$ range.
Conversion Cycle-the term conversion cycle usually refers to a discrete A/D conversion operation, such as that performed by a successive approximation converter. As used here, a conversion cycle refers to the $t_{\text {DATA }}$ time period.

Data Rate-The rate at which conversions are completed. See definition for $f_{\text {DATA. }}$.

$$
\mathrm{f}_{\text {DATA }}=\frac{\mathrm{f}_{\text {osc }}}{128 \cdot 2^{\mathrm{SPEED} \cdot 1280 \cdot 2^{\mathrm{DR}}}} \begin{gathered}
\mathrm{SPEED}=0,1 \\
\mathrm{DR}=0,1,2
\end{gathered}
$$

$\mathbf{f}_{\text {Osc }}$-the frequency of the crystal oscillator or CMOS compatible input signal at the $X_{\mathrm{IN}}$ input of the ADS1242 and ADS1243.
$\mathbf{f}_{\text {MOD }}$-the frequency or speed at which the modulator of the ADS1242 and ADS1243 is running. This depends on the SPEED bit as given by the following equation:

|  | SPEED $=\mathbf{0}$ | SPEED $=\mathbf{1}$ |
| :---: | :---: | :---: |
| mfactor | 128 | 256 |

$$
f_{\text {MOD }}=\frac{f_{\text {OSC }}}{\text { mfactor }}=\frac{f_{\text {OSC }}}{128 \cdot 2^{\text {SPEED }}}
$$

| PGA SETTING | SAMPLING FREQUENCY |
| :---: | :---: |
| $1,2,4,8$ | $\mathrm{f}_{\mathrm{SAMP}}=\frac{\mathrm{f}_{\mathrm{OSC}}}{\mathrm{mfactor}}$ |
| 16 | $\mathrm{f}_{\mathrm{SAMP}}=\frac{\mathrm{f}_{\mathrm{OSC}} \bullet 2}{\mathrm{mfactor}}$ |
| 32 | $\mathrm{f}_{\mathrm{SAMP}}=\frac{\mathrm{f}_{\mathrm{OSC}} \bullet 4}{\mathrm{mfactor}}$ |
| 64,128 | $\mathrm{f}_{\mathrm{SAMP}}=\frac{\mathrm{f}_{\mathrm{OSC}} \bullet 8}{\mathrm{mfactor}}$ |

$\mathbf{f}_{\text {SAMP }}$-the frequency, or switching speed, of the input sampling capacitor. The value is given by one of the following equations:
$\mathrm{f}_{\mathrm{DATA}}$-the frequency of the digital output data produced by the ADS1242 and ADS1243, $\mathrm{f}_{\text {DATA }}$ is also referred to as the Data Rate.

Full-Scale Range (FSR)-as with most A/D converters, the full-scale range of the ADS1242 and ADS1243 is defined as the input, that produces the positive full-scale digital output minus the input, that produces the negative full-scale digital output.
For example, when the converter is configured with a 2.5 V reference and is placed in a gain setting of 2 , the full-scale range is: $[1.25 \mathrm{~V}$ (positive full-scale) minus -1.25 V (negative full-scale)] = 2.5 V .
Least Significant Bit (LSB) Weight-this is the theoretical amount of voltage that the differential voltage at the analog input has to change in order to observe a change in the output data of one least significant bit. It is computed as follows:

$$
\text { LSB Weight }=\frac{\text { Full }- \text { Scale Range }}{2^{N}-1}
$$

where N is the number of bits in the digital output.
$\mathbf{t}_{\text {DATA }}$-the inverse of $f_{\text {DATA }}$, or the period between each data output.

|  | +5V SUPPLY ANALOG INPUT ${ }^{(1)}$ |  |  | GENERAL EQUATIONS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GAIN SETTING | FULL-SCALE RANGE | DIFFERENTIAL INPUT VOLTAGES ${ }^{(2)}$ | PGA OFFSET RANGE | FULL-SCALE RANGE | DIFFERENTIAL INPUT VOLTAGES ${ }^{(2)}$ | PGA SHIFT RANGE |
| $\begin{aligned} & \hline 1 \\ & 2 \\ & 4 \\ & 8 \end{aligned}$ | $\begin{gathered} 5 \mathrm{~V} \\ 2.5 \mathrm{~V} \\ 1.25 \mathrm{~V} \\ 0.625 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \pm 2.5 \mathrm{~V} \\ \pm 1.25 \mathrm{~V} \\ \pm 0.625 \mathrm{~V} \\ \pm 312.5 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \pm 1.25 \mathrm{~V} \\ \pm 0.625 \mathrm{~V} \\ \pm 312.5 \mathrm{mV} \\ \pm 156.25 \mathrm{mV} \end{gathered}$ | RANGE $=0$ |  |  |
| $\begin{gathered} 16 \\ 32 \\ 64 \\ 128 \end{gathered}$ | $\begin{gathered} 312.5 \mathrm{mV} \\ 156.25 \mathrm{mV} \\ 78.125 \mathrm{mV} \\ 39.0625 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \pm 156.25 \mathrm{mV} \\ \pm 78.125 \mathrm{mV} \\ \pm 39.0625 \mathrm{mV} \\ \pm 19.531 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \pm 78.125 \mathrm{mV} \\ \pm 39.0625 \mathrm{mV} \\ \pm 19.531 \mathrm{mV} \\ \pm 9.766 \mathrm{mV} \end{gathered}$ | $\frac{V_{\text {REF }}}{\mathrm{PGA}}$ | $\begin{array}{r} \frac{ \pm \mathrm{V}_{\mathrm{REF}}}{2 \bullet \mathrm{PGA}} \\ \text { RANGE }=1 \end{array}$ | $\frac{ \pm \mathrm{V}_{\mathrm{REF}}}{4 \bullet \mathrm{PGA}}$ |
| NOTES: (1) With a +2.5 V reference. (2) Refer to electrical specification for analog input voltage range. |  |  |  |  |  |  |

TABLE VI. Full-Scale Range versus PGA Setting.

| DATE | REVISION | PAGE | SECTION | DESCRIPTION |
| :---: | :---: | :---: | :---: | :--- |
| $10 / 13$ | H | 21 | Application Examples | Changed Figure 9; switched plus and minus in upper op amp. |
| $2 / 07$ | G | 10 | Overview | Changed 1st paragraph of Input Multiplexer subsection. |
|  |  | 15 | Registers | Deleted 1xxx from Mux Register definition. |
| $12 / 06$ | F | 14 | Overview | Added DSYNC Operation subsection. |

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS1242IPWR | ACTIVE | TSSOP | PW | 16 | 2500 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | $\begin{aligned} & \text { ADS } \\ & 1242 \end{aligned}$ | Samples |
| ADS1242IPWT | ACTIVE | TSSOP | PW | 16 | 250 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | $\begin{aligned} & \text { ADS } \\ & 1242 \end{aligned}$ | Samples |
| ADS1243IPWR | ACTIVE | TSSOP | PW | 20 | 2500 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ADS1243 | Samples |
| ADS1243IPWRG4 | ACTIVE | TSSOP | PW | 20 | 2500 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ADS1243 | Samples |
| ADS1243IPWT | ACTIVE | TSSOP | PW | 20 | 250 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ADS1243 | Samples |
| ADS1243IPWTG4 | ACTIVE | TSSOP | PW | 20 | 250 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | ADS1243 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ADS1243 :

NOTE: Qualified Version Definitions:

TeXAS
PACKAGE MATERIALS INFORMATION
INSTRUMENTS

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> $\mathbf{W 1}(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | $\mathbf{B 0}$ <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | $\mathbf{W}$ <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS1242IPWR | TSSOP | PW | 16 | 2500 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| ADS1242IPWT | TSSOP | PW | 16 | 250 | 180.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| ADS1243IPWR | TSSOP | PW | 20 | 2500 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |
| ADS1243IPWT | TSSOP | PW | 20 | 250 | 180.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS1242IPWR | TSSOP | PW | 16 | 2500 | 367.0 | 367.0 | 35.0 |
| ADS1242IPWT | TSSOP | PW | 16 | 250 | 210.0 | 185.0 | 35.0 |
| ADS1243IPWR | TSSOP | PW | 20 | 2500 | 853.0 | 449.0 | 35.0 |
| ADS1243IPWT | TSSOP | PW | 20 | 250 | 210.0 | 185.0 | 35.0 |



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE: 10X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE
TSSOP - 1.2 mm max height


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL SCALE: 10X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

| $P W$ (R-PDSO-G20) | PLASTIC SMALL OUTLINE |
| :---: | :---: |
| Example Board Layout | Based on a stencil thickness of .127 mm (.005inch). |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate design.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated


[^0]:    All trademarks are the property of their respective owners.

