PCN Nu		l Number:	20170125000			PCN Da	te:	Jan. 26, 2017		
Title:		e: Datasheet for	ADS54J20,	ADS	554J40, ADS54J60, ADS	S54J	69			
Cu	IS	tomer Contact:	PCN Manager				De	pt:	Quality Services	
Ch	ıa	nge Type:								
	Π	Assembly Site			Design			Wafer	Bumi	o Site
Ī	Ħ	Assembly Process		X	Data Sheet		П			p Material
	Ì	Assembly Material	S		Part number change		靣			p Process
Ī		Mechanical Specifi			Test Site		靣	Wafer		
	İ	Packing/Shipping/			Test Process		$\overline{\Box}$			Materials
		<u> </u>					П			Process
				No	tification Details			1		
De	25	cription of Chang	e:							
				ann	ouncing an information	only	, no	tificatio	n.	
						,				
Th	e	product datasheet(	s) is being u	ıpda	ted as summarized bel	ow.				
		•								
Th	e	following change h	istory provid	les f	urther details.					
	ŀ	Texas								
	7	INSTRUMENTS								ADS54J20
-						SBAS7	66B –	MAY 2016-F	REVISED	JANUARY 2017
С	ha	anges from Revision A (N	lay 2016) to Rev	ision	В					Page
		Changed the Device Comp	parison Table							3
<ul> <li>Added the FOVR latency parameter to the <i>Timing Characteristics</i> table.</li> <li>Added SYSREF Not Present (Subclass 0, 2) section.</li> </ul>										
					OVR section					
		-	-							
		Deleted register 39h, 3Ah,	and 56h							45
					on					
		Added the Power Sequence	cing and Initializa	tion s	ection					76
		Added the Receiving Notif	ication of Docume	entati	on Updates section					79
-					-					



_	nanges from Revision A (October 2015) to Revision B	age
•	Added Device Comparison Table	4
•	Added CDM row to ESD Ratings table	
•	Changed the minimum value for the input clock frequency in the Recommended Operating Conditions table	6
•	Changed Sample Timing, Aperture jitter parameter typical specification in Timing Characteristics section	. 12
•	Added the FOVR latency parameter to the Timing Characteristics table	. 12
•	Changed Overview section	. 23
•	Changed Functional Block Diagram section: changed Control and SPI block and added dashed outline to FOVR traces	s 23
•	Changed SYSREF Signal section: changed Table 4 and added last paragraph	. 28
•	Added SYSREF Not Present (Subclass 0, 2) section	. 29
•	Changed the number of clock cycles in the Fast OVR section	. 30
•	Deleted Lane Enable with Decimation subsection	. 39
•	Added the Program Summary of DDC Modes and JESD Link Configuration table	. 41
•	Added Figure 80 to Register Maps section	. 43
•	Changed the Register Map	
•	Deleted register 39h, 3Ah, and 56h	. 44
•	Added Table 53	. 61
•	Changed Power Supply Recommendations section	. 75
•	Added the Power Sequencing and Initialization section	. 76
•	Added the Receiving Notification of Documentation Updates section	. 79



ADS54J60

SBAS706C - APRIL 2015-REVISED JANUARY 2017

CI	nanges from Revision B (August 2015) to Revision C	Page
•	Changed the SFDR value in the last sub-bullet of the Spectral Performance Features bullet	1
•	Changed Device Information table	1
•	Added Device Comparison Table	5
•	Added CDM row to ESD Ratings table	7
•	Changed the minimum value for the input clock frequency in the Recommended Operating Conditions table	7
•	Added minimum value to the ADC sampling rate parameter in the Electrical Characteristics table	8
•	Added 720 MHz test condition rows to SNR, NSD, SINAD, SFDR, HD2, HD3, Non HD2, HD3, THD, and SFDR_IL parameters of AC Characteristics table	9
•	Changed typical specification of SFDR parameter in AC Characteristics table	10
•	Changed Sample Timing, Aperture jitter parameter typical specification in Timing Characteristics section	13
•	Added the FOVR latency parameter to the Timing Characteristics table	13
•	Added Figure 10	16
•	Added Typical Characteristics: Contour section	24
•	Changed Overview section	26
•	Changed Functional Block Diagram section: changed Control and SPI block and added dashed outline to FOVR tra	ices 26
•	Added Figure 60 and text reference to Analog Inputs section	28
•	Changed SYSREF Signal section: changed Table 4 and added last paragraph	31
•	Added SYSREF Not Present (Subclass 0, 2) section	32
•	Changed the number of clock cycles in the Fast OVR section	33
•	Changed Table 10 and Table 11	41
•	Changed Table 12 and Table 13	42
•	Deleted Lane Enable with Decimation subsection	42
•	Added the Program Summary of DDC Modes and JESD Link Configuration table	43

•	Added Figure 83 to Register Maps section	45
•	Changed Table 15	46
•	Deleted register 39h, 3Ah, and 56h	
•	Changed Example Register Writes section	48
•	Updated register descriptions	49
•	Added Table 51	
•	Deleted row for bit 1 in Table 60 as bit 1 is included in last table row	67
•	Changed Table 65	70
•	Changed internal aperture jitter value in SNR and Clock Jitter section	73
•	Changed Figure 132	
•	Changed Power Supply Recommendations section	76
•	Added the Power Sequencing and Initialization section	77
•	Added Documentation Support and Receiving Notification of Documentation Updates sections	. 80
_		_



ADS54J69

SBAS713C -MAY 2015-REVISED JANUARY 2017

Changes from Revision B (February 2016) to Revision C	Page
Added Device Comparison Table	5
Added the FOVR latency parameter to the Timing Characteristics table	12
Added SYSREF Not Present (Subclass 0, 2) section	27
Changed the number of clock cycles in the Fast OVR section	28
Changed the Register Map	40
Deleted register 39h, 3Ah, and 56h	40
Changed the SNR versus Input Frequency and External Clock Jitter figure	67
Changed Power Supply Recommendations section	70
Added the Power Sequencing and Initialization section	71
<ul> <li>Added Documentation Support and Receiving Notification of Documentation Updates sections</li> </ul>	74
Added the Receiving Notification of Documentation Updates section	74

The datasheet number will be changing.

Device Family	Change From:	Change To:
ADS54J20	SBAS766A	SBAS766B
ADS54J40	SBAS714A	SBAS714B
ADS54J60	SBAS706B	SBAS706C
ADS54J69	SBAS713B	SBAS713C

These changes may be reviewed at the datasheet links provided.

http://www.ti.com/product/ADS54J20

http://www.ti.com/product/ADS54J40

http://www.ti.com/product/ADS54J60

http://www.ti.com/product/ADS54J69

## **Reason for Change:**

To more accurately reflect device characteristics.

## Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):

No anticipated impact. This is a specification change announcement only. There are no changes to the actual device.

## **Changes to product identification resulting from this PCN:**

None.			
Product Affected:			
ADS54J20IRMP	ADS54J20IRMPT	ADS54J40IRMP	ADS54J40IRMPT
ADS54J60IRMP	ADS54J60IRMPT	ADS54J69IRMP	ADS54J69IRMPT

For questions regarding this notice, e-mails can be sent to the regional contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
Japan	PCNJapanContact@list.ti.com