MOSFET - Single N-Channel

80 V, 5.9 mΩ, 84 A

NTTFS5D9N08H

Features

- Max $R_{DS(on)} = 5.9 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 23 \text{ A}$
- Max $R_{DS(on)} = 9 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 12 \text{ A}$
- High Performance Technology for Extremely Low R_{DS(on)}
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- DC-DC Buck Converters
- Point of Load
- High Efficiency Load Switch and Low Side Switching
- Oring FET

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage		V _{DSS}	80	V	
Gate-to-Source Voltage		V _{GS}	±20	V	
Continuous Drain Current R ₀ JC (Note 1)	Steady	T _C = 25°C	Ι _D	84	Α
Power Dissipation $R_{\theta JC}$ (Note 1)	State		P _D	100	W
Continuous Drain Current $R_{\theta JA}$ (Notes 1, 2)	Steady State	T _A = 25°C	Ι _D	13	Α
Power Dissipation R _{θJA} (Notes 1, 2)	Oldic		P _D	2.7	W
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I _{DM}	535	Α
Operating Junction and Storage Temperature Range		T _J , T _{stg}	–55 to +175	°C	
Source Current (Body Diode)		Is	83	Α	
Single Pulse Drain-to-Source Avalanche Energy (I _{AV} = 40 A, L = 0.1 mH) (Note 3)		E _{AS}	80	mJ	
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 1)	$R_{\theta JC}$	1.5	°C/W
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	54.8	


- 1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using 1 in² pad size, 1 oz. Cu pad.
- 3. E_{AS} of 80 mJ is based on started $T_J = 25^{\circ}C$, $I_{AS} = 40$ A, $V_{DD} = 80$ V, $V_{GS} = 10^{\circ}C$ 10 V. 100% test at $I_{AS} = 40 \text{ A}$.




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
80 V	5.9 mΩ @ 10 V	84 A
	9 mΩ @ 6 V	04 A



N-CHANNEL MOSFET



WDFN8 3.3X3.3, 0.65P CASE 483AW

MARKING DIAGRAM



S5D9 = Specific Device Code = Assembly Plant Code = Numeric Year Code WW = Work Week Code = Assembly Lot Code

ORDERING INFORMATION

Device	Package	Shipping†
NTTFS5D9N08HTWG	PQFN8 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		80			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /	I _D = 250 μA, ref to 25°C			42.91		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 80 V	T _J = 25°C			10	μΑ
			T _J = 125°C			100	1
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = 20 V				±100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$: 120 μA	2.0		4.0	٧
Threshold Temperature Coefficient	V _{GS(TH)} /T _J	I _D = 120 μA, ref to 25°C			-6.81		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D	= 23 A		4.6	5.9	mΩ
		V _{GS} = 6 V, I _D	= 12 A		6.6	9.0	
Forward Transconductance	9FS	V _{DS} = 15 V, I _D	= 23 A		135		S
Gate-Resistance	R _G	T _A = 25°C			1		Ω
CHARGES & CAPACITANCES						ı	
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 40 V			2040		pF
Output Capacitance	Coss				303		1
Reverse Transfer Capacitance	C _{RSS}				12		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 6 V, V _{DS} = 64 V, I _D = 11.5 A			20		nC
Total Gate Charge	Q _{G(TOT)} (10V)				31		
Gate-to-Source Charge	Q _{GS}				8.4		
Gate-to-Drain Charge	Q_{GD}				6.8		
Plateau Voltage	V_{GP}				4.4		V
SWITCHING CHARACTERISTICS (Note	4)				•	•	•
Turn-On Delay Time	t _{d(ON)}	V_{GS} = 6 V, V_{DS} = 64 V, I_{D} = 11.5 A, R_{G} = 2.5 Ω			17.2		ns
Rise Time	t _r				8.7		
Turn-Off Delay Time	t _{d(OFF)}				21.6		
Fall Time	t _f				5.8		
DRAIN-SOURCE DIODE CHARACTERIS	STICS				•	•	•
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V$,	T _J = 25°C		0.8	1.2	V
		I _S = 23 A	T _J = 125°C		0.7		7
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 11.5 \text{ A}$			39		ns
Reverse Recovery Charge	Q _{RR}				28		nC
Charge Time	ta	$V_{GS} = 0 \text{ V, } dI_S/dt = 100 \text{ A/}\mu\text{s,}$ $I_S = 11.5 \text{ A}$			21		ns
Discharge Time	t _b				16		ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Switching characteristics are independent of operating junction temperatures

5. As an N-ch device, the negative Vgs rating is for low duty cycle pulse occurrence only. No continuous rating is implied.

TYPICAL CHARACTERISTICS





Figure 1. On-Region Characteristics



V_{GS}, GATE-TO-SOURCE VOLTAGE (V) Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

TYPICAL CHARACTERISTICS




Figure 13. Transient Thermal Impedance





WDFN8 3.3X3.3, 0.65PCASE 483AW ISSUE A

DATE 10 SEP 2019

NOTES:


- 1. CONTROLLING DIMENSION: MILLIMETERS.
- 2. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. 'A1' IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.









FRONT VIEW





BOTTOM VIEW

LAND PATTERN RECOMMENDATION*



*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXX AYWW XXXX = Specific Device Code A = Assembly Location

Y = Year

WW = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13672G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor, Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3.3X3.3, 0.65P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales