



SBAS138A - DECEMBER 1999 - REVISED OCTOBER 2008

# 16-Bit, Quad Voltage Output, Serial Input DIGITAL-TO-ANALOG CONVERTER

### **FEATURES**

www.ti.com

- LOW POWER: 200mW
- UNIPOLAR OR BIPOLAR OPERATION
- SINGLE SUPPLY OUTPUT RANGE: +10V
- DUAL SUPPLY OUTPUT RANGE: ±10V
- SETTLING TIME: 10µs to 0.003%
- 16-BIT MONOTONICITY: -40°C to +85°C
- PROGRAMMABLE RESET TO MID-SCALE OR ZERO-SCALE
- DOUBLE-BUFFERED DATA INPUTS
- ±1 LSB DNL: -40°C to +85°C


## APPLICATIONS

- PROCESS CONTROL
- ATE PIN ELECTRONICS
- CLOSED-LOOP SERVO-CONTROL
- MOTOR CONTROL
- DATA ACQUISITION SYSTEMS
- DAC-PER-PIN PROGRAMMERS

### DESCRIPTION

The DAC7734 is a 16-bit, quad voltage output, digital-toanalog converter (DAC) with ensured 16-bit monotonic performance over the specified temperature range. It accepts 24-bit serial input data, has double-buffered DAC input logic (allowing simultaneous update of all DACs), and provides a serial data output for daisy-chaining multiple DACs. Programmable asynchronous reset clears all registers to a mid-scale code of 8000h or to a zero-scale of 0000h. The DAC7734 can operate from a single +15V supply or from +15V and -15V, and +5V supplies.

Low power and small size per DAC make the DAC7734 ideal for automatic test equipment, DAC-per-pin programmers, data acquisition systems, and closed-loop servo-control. The DAC7734 is available in a 48-lead SSOP package and offers ensured specifications over the  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



### **SPECIFICATIONS** (Dual Supply)

At  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = +15V$ ,  $V_{DD} = +5V$ ,  $V_{SS} = -15V$ ,  $V_{REF}H = +10V$ , and  $V_{REF}L = -10V$ , unless otherwise noted.

			DAC7734	Ξ	C	DAC7734E	в		DAC7734E	С	
PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	MIN	ТҮР	MAX	MIN	ТҮР	МАХ	UNITS
ACCURACY Linearity Error (INL) T <sub>MIN</sub> to T <sub>MAX</sub>	T = 25°C			±3 ±4			* *			±2 ±3	LSB LSB
Linearity Match Differential Linearity Error (DNL) $T_{\rm MIN}$ to $T_{\rm MAX}$	T = 25°C		±4	±3 ±3		*	±2 ±2		±2	±1 ±1	LSB LSB LSB
Monotonicity, T <sub>MIN</sub> to T <sub>MAX</sub> Bipolar Zero Error Bipolar Zero Error, T <sub>MIN</sub> to T <sub>MAX</sub>	T = 25°C	14	±0.01	±0.025 ±0.05	15		* *	16		* *	Bits % of FSR % of FSR
Full-Scale Error Full-Scale Error, T <sub>MIN</sub> to T <sub>MAX</sub> Bipolar Zero Matching	T = 25°C Channel-to-Channel			±0.025 ±0.05 ±0.024			* * *			* * *	% of FSR % of FSR % of FSR
Full-Scale Matching	Matching Channel-to-Channel Matching			±0.024			*			*	% of FSR
Power Supply Rejection Ratio (PSRR)	At Full Scale			25			*			*	ppm/V
ANALOG OUTPUT Voltage Output Output Current Maximum Load Capacitance Short-Circuit Current Short-Circuit Duration	To V <sub>SS</sub> , V <sub>CC</sub> or GND	V <sub>REF</sub> L ±5	500 ±20 Indefinite	V <sub>REF</sub> H	*	* * *	*	* *	* *	*	V mA pF mA
REFERENCE INPUT Ref High Input Voltage Range Ref Low Input Voltage Range Ref High Input Current Ref Low Input Current		V <sub>REF</sub> L + 1.25 -10 -0.3 -3.2		+10 V <sub>REF</sub> H - 1.25 2.6 -0.3	* *	* *	* *	* *	*	* *	V V mA mA
DYNAMIC PERFORMANCE Settling Time	To ±0.003%, 20V Output Step		9	11		*	*		*	*	μs
Channel-to-Channel Crosstalk Digital Feedthrough Output Noise Voltage	See Figure 5 f = 10kHz		0.5 2 60			* * *			* * *		LSB nV-s nV/√Hz
DIGITAL INPUT V <sub>IH</sub> V <sub>IL</sub> I <sub>IH</sub>		0.7 • V <sub>DD</sub> 0		V <sub>DD</sub> 0.3 • V <sub>DD</sub> ±10 ±10	*		* * *	*			V V μΑ μΑ
DIGITAL OUTPUT V <sub>OH</sub> V <sub>OL</sub>	I <sub>OH</sub> = -0.8mA I <sub>OL</sub> = 1.6mA	3.6	4.5 0.3	0.4	*	* *	*	*	* *	*	V V
POWER SUPPLY V <sub>DD</sub> V <sub>CC</sub> V <sub>SS</sub> I <sub>DD</sub> I <sub>CC</sub> I <sub>SS</sub> Power		+4.75 +14.25 -14.25	+5.0 +15.0 -15.0 50 6 -5 170	+5.25 +15.75 -15.75 200	* * *	* * * * * *	* * *	* * *	* * * * * *	* * *	V V μA mA mA mW
TEMPERATURE RANGE Specified Performance		-40		+85	*		*	*		*	°C

\* Specifications same as grade to the left.





### SPECIFICATIONS (Single Supply)

At  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $V_{CC} = +15V$ ,  $V_{DD} = +5V$ ,  $V_{SS} = GND$ ,  $V_{REF}H = +10V$ , and  $V_{REF}L = +50mV$ , unless otherwise noted.

			DAC7734E		C	DAC7734E	в	<u>ا</u>			
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
ACCURACY Linearity Error <sup>(1)</sup> (INL) T <sub>MIN</sub> to T <sub>MAX</sub>	T = 25°C			±3 ±4			*			±2 ±3	LSB LSB
Linearity Match Differential Linearity Error (DNL) T <sub>MIN</sub> to T <sub>MAX</sub>	T = 25°C		±4	±3 ±3		*	±2 ±2		±2	±1 ±1	LSB LSB LSB
Monotonicity, $T_{MIN}$ to $T_{MAX}$ Unipolar Zero	T = 25°C	14	±0.01	±0.025	15		*	16		*	Bits % of FSR
$\begin{array}{l} \text{Unipolar Zero Error, } T_{\text{MIN}} \text{ to } T_{\text{MAX}} \\ \text{Full-Scale Error} \\ \text{Full-Scale Error, } T_{\text{MIN}} \text{ to } T_{\text{MAX}} \end{array}$	T = 25°C			±0.05 ±0.025 ±0.05			* * *			*	% of FSR % of FSR % of FSR
Unipolar Zero Matching	Channel-to-Channel Matching			±0.024			*			*	% of FSR
Full-Scale Matching	Channel-to-Channel Matching			±0.024			*			*	% of FSR
Power Supply Rejection Ratio (PSRR)	At Full Scale			25			*			*	ppm/V
ANALOG OUTPUT Voltage Output	$V_{REF}L = 0V, V_{SS} = 0V$ R = 10k $\Omega$	0		V <sub>REF</sub> H	*		*	*		*	v
Output Current Maximum Load Capacitance Short-Circuit Current Short-Circuit Duration	To V <sub>CC</sub> or GND	±5	500 ±20 Indefinite		*	* * *		*	* * *		mA pF mA
REFERENCE INPUT Ref High Input Voltage Range Ref Low Input Voltage Range Ref High Input Current Ref Low Input Current		V <sub>REF</sub> L + 1.25 0 -0.3 -1.5		+10 V <sub>REF</sub> H - 1.25 1.0 -0.3	* *	* *	* *	* *	*	* *	V V mA mA
DYNAMIC PERFORMANCE Settling Time	To ±0.003%, 10V Output Step		8	10		*	*		*	*	μs
Channel-to-Channel Crosstalk Digital Feedthrough Output Noise Voltage	f = 10kHz		0.5 2 60			* * *			* * *		LSB nV-s nV/√Hz
DIGITAL INPUT V <sub>IH</sub> V <sub>IL</sub> I <sub>IH</sub>		0.7 • V <sub>DD</sub> 0		V <sub>DD</sub> 0.3 • V <sub>DD</sub> ±10 ±10	*		* * *	*			V V μΑ μΑ
DIGITAL OUTPUT V <sub>OH</sub> V <sub>OL</sub>	I <sub>OH</sub> = -0.8mA I <sub>OL</sub> = 1.6mA	3.6	4.5 0.3	0.4	*	*	*	*	*	*	V V
POWER SUPPLY           V <sub>DD</sub> Vcc           Vss           I <sub>DD</sub> I <sub>CC</sub> Power		+4.75 +14.25	+5.0 +15.0 0 50 3.5 50	+5.25 +15.75 70	* *	* * * * *	* *	* *	* * * * *	* *	V V μA mA mW
TEMPERATURE RANGE Specified Performance		-40		+85	*		*	*		*	°C

\* Specifications same as grade to the left.

NOTE: (1) If  $V_{SS} = 0V$ , the specification applies at code  $0021_H$  and above, due to possible negative zero scale error.



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

	0.2\/.to22\/
V <sub>CC</sub> to V <sub>SS</sub>	
V <sub>CC</sub> to AGND	–0.3V to +16V
V <sub>SS</sub> to AGND	+0.3V to -16V
AGND to DGND	0.3V to +0.3V
V <sub>REF</sub> H to AGND	–9V to +11V
V <sub>REF</sub> L to AGND	–11V to +9V
V <sub>DD</sub> to GND	–0.3V to +6V
V <sub>REF</sub> H to V <sub>REF</sub> L	1V to 22V
Digital Input Voltage to GND	–0.3V to V <sub>DD</sub> + 0.3V
Digital Output Voltage to GND	–0.3V to V <sub>DD</sub> + 0.3V
Maximum Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

#### PACKAGE/ORDERING INFORMATION<sup>(1)</sup>




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	LINEARITY ERROR (LSB)	DIFFERENTIAL NONLINEARITY (LSB)	PACKAGE	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
DAC7734E	±4	±3	SSOP-48	333	–40°C to +85°C	DAC7734E	Rails, 30
"	"	"	"	"	"	DAC7734E/1K	Tape and Reel, 1000
DAC7734EB	±4	±2	SSOP-48	333	–40°C to +85°C	DAC7734EB	Rails, 30
"	"	"	"	"	"	DAC7734EB/1K	Tape and Reel, 1000
DAC7734EC	±3	±1	SSOP-48	333	–40°C to +85°C	DAC7734EC	Rails, 30
"	"	"	"	"	"	DAC7734EC/1K	Tape and Reel, 1000


NOTE: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **ESD PROTECTION CIRCUITS**






#### **PIN CONFIGURATION**



#### PIN DESCRIPTIONS

	DESCRIPTION	
PIN	NAME	DESCRIPTION
1	NC	No Connection
2	NC	No Connection
3	SDI	Serial Data Input
4	DGND	Digital Ground
5	CLK	Data Clock Input
6	DGND	Digital Ground
7	LDAC	DAC Register Load Control, Rising Edge
		Triggered
8		Digital Ground
9	LOAD	DAC Input Register Load Control, Active Low
10	DGND	Digital Ground
11	ĈŜ	Chip Select, Active Low
12	DGND	Digital Ground
13	SDO	Serial Data Output
14	DGND	Digital Ground
15	RSTSEL	Reset Select. Determines the action of RST. If HIGH, a RST common will set the DAC registers to mid-scale (8000H). If LOW, a RST command will set the DAC registers to zero (0000H).
16	DGND	Digital Ground
17	RST	Reset, Rising Edge Triggered. Depending on the state of RSTSEL, the DAC registers are set to either mid-scale or zero.
18	DGND	Digital Ground
19	NC	No Connection
20	NC	No Connection
21	DGND	Digital Ground
22	DGND	Digital Ground
23	V <sub>DD</sub>	Digital +5V Power Supply
24	V <sub>DD</sub>	Digital +5V Power Supply
25	V <sub>CC</sub>	Analog +15V Power Supply
26	V <sub>cc</sub>	Analog +15V Power Supply
27	AGND	Analog Ground
28	AGND	Analog Ground
29	V <sub>SS</sub>	Analog –15V Power Supply or 0V Single Supply
30	V <sub>SS</sub>	Analog –15V Power Supply or 0V Single Supply
31	V <sub>OUT</sub> D	DAC D Output Voltage
32	V <sub>OUT</sub> D Sense	DAC D's Output Amplifier Inverting Input. Used to close feedback loop at load.
33	V <sub>REF</sub> L CD Sense	DAC C and D Reference Low Sense Input
34 25	V <sub>REF</sub> L CD	DAC C and D Reference Low Input
35	V <sub>REF</sub> H CD	DAC C and D Reference High Input
36 37	V <sub>REF</sub> H CD Sense	DAC C and D Reference High Sense Input DAC C Output Voltage
37 38	V <sub>OUT</sub> C V <sub>OUT</sub> C Sense	DAC C Output Voltage DAC C's Output Amplifier Inverting Input. Used to close the feedback loop at the load.
39	V <sub>оит</sub> В	DAC B Output Voltage
40	V <sub>OUT</sub> B Sense	DAC B's Output Amplifier Inverting Input. Used to close the feedback loop at the load.
41	V <sub>REF</sub> H AB Sense	DAC A and B Reference High Sense Input
42	V <sub>REF</sub> H AB	DAC A and B Reference High Input
43	V <sub>OUT</sub> L AB	DAC A and B Reference Low Input
44	V <sub>REF</sub> L AB Sense	DAC A and B Reference Low Sense Input
45	V <sub>SS</sub>	Analog –15V Power Supply or 0V Single Supply
46	AGND	Analog Ground
47	V <sub>OUT</sub> A	DAC A Output Voltage
48	V <sub>OUT</sub> A Sense	DAC A's Output Amplifier Inverting Input. Used to close the feedback loop at the load.













At  $T_A = +25^{\circ}$ C,  $V_{DD} = +5$ V,  $V_{CC} = +15$ V,  $V_{SS} = 0$ ,  $V_{REF}H = +10$ V, and  $V_{REF}L = 0$ V, representative unit, unless otherwise specified.


#### +85°C (cont.)




























































































At T<sub>A</sub> = +25°C, V<sub>DD</sub> = +5V, V<sub>CC</sub> = +15V, V<sub>SS</sub> = -15V, V<sub>REF</sub>H = +10V, and V<sub>REF</sub>L = -10V, representative unit, unless otherwise specified.















































## THEORY OF OPERATION

The DAC7734 is a quad voltage output, 16-bit Digital-to-Analog Converter (DAC). The architecture is an R-2R ladder configuration with the three MSBs segmented, followed by an operational amplifier that serves as a buffer. Each DAC has its own R-2R ladder network, segmented MSBs, and output op amp, as shown in Figure 1. The minimum voltage output (zero-scale) and maximum voltage output (full-scale) are set by the external voltage references  $V_{REF}L$  and  $V_{REF}H$ . The digital input is a 24-bit serial word that contains a 2-bit address code for selecting one of four DACs, a quick load bit, five unused bits, and the 16-bit DAC code (MSB first). The converters can be powered from either a single +15V supply or a dual  $\pm$ 15V supply and a +5V logic supply. The device offers a reset function that immediately sets all DAC output voltages and DAC registers to mid-scale code 8000<sub>H</sub> or to zero-scale, code 0000<sub>H</sub>. See Figures 2 and 3 for the basic operation of the DAC7734.




FIGURE 1. DAC7734 Architecture.





FIGURE 2. Basic Single-Supply Operation of the DAC7734.







**IEXAS** 

**INSTRUMENTS** 

www.ti.com

FIGURE 3. Basic Dual-Supply Operation of the DAC7734.

#### ANALOG OUTPUTS

When  $V_{SS} = -15V$  (dual-supply operation), the output amplifier can swing to within 4V of the supply rails, ensured over the  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range. When  $V_{SS} = 0V$  (single-supply operation), and with  $R_{LOAD}$  also connected to ground, the output can swing to ground. Care must also be taken when measuring the zero-scale error when  $V_{SS} = 0V$ . Since the output voltage cannot swing below ground, the output voltage may not change for the first few digital input codes ( $0000_{H}$ ,  $0001_{H}$ ,  $0002_{H}$ , etc.) if the output amplifier has a negative offset. At the negative limit of -5mV, the first specified output starts at code  $0021_{H}$ .

Due to the high accuracy of these DACs, system design problems such as grounding and contact resistance become very important. A 16-bit converter with a 10V full-scale range has a 1LSB value of  $152\mu$ V. With a load current of 1mA, series wiring and connector resistance of only  $150m\Omega$ (R<sub>W2</sub>) will cause a voltage drop of  $150\mu$ V, as shown in Figure 4. To understand what this means in terms of a system layout, the resistivity of a typical 1-ounce copperclad printed circuit board is 1/2 m $\Omega$  per square. For a 1mA load, a 20 milli-inch wide printed circuit conductor 6 inches long will result in a voltage drop of  $150\mu$ V. The DAC7734 offers a force and sense output configuration for the high open-loop gain output amplifier. This feature allows the loop around the output amplifier to be closed at the load (as shown in Figure 4), thus ensuring an accurate output voltage.




FIGURE 4. Analog Output Closed-Loop Configuration (1/2 DAC7734). R<sub>W</sub> represents wiring resistances.



17

#### **REFERENCE INPUTS**

The reference inputs,  $V_{REF}L$  and  $V_{REF}H$ , can be any voltage between  $V_{SS} + 4V$  and  $V_{CC} - 4V$ , provided that  $V_{REF}H$  is at least 1.25V greater than  $V_{REF}L$ . The minimum output of each DAC is equal to  $V_{REF}L$  plus a small offset voltage (essentially, the offset of the output op amp). The maximum output is equal to  $V_{REF}H$  plus a similar offset voltage. Note that  $V_{SS}$  (the negative power supply) must either be connected to ground or must be in the range of -14.25V to -15.75V. The voltage on  $V_{SS}$  sets several bias points within the converter. If  $V_{SS}$  is not in one of these two configurations, the bias values may be in error and proper operation of the device is not ensured. The current into the  $V_{REF}H$  input and out of  $V_{REF}L$  depends on the DAC output voltages, and can vary from a few microamps to approximately 2.0mA. The reference input appears as a varying load to the reference. The DAC7734 features a reference drive and sense connection such that the internal errors caused by the changing reference current and the circuit impedances can be minimized. Figures 5 through 9 show different reference configurations, and the effect on the linearity and differential linearity.

The analog supplies must come up first. If  $V_{CC}$  and  $V_{SS}$  do not come up together, then  $V_{SS}$  should come up first. If the power supplies for the reference come up first, then the  $V_{CC}$  and  $V_{SS}$ supplies will be powered from the reference via the ESD protection diode; see the ESD protection circuits on page 4.




FIGURE 5. Dual-Supply Configuration-Buffered References, used for Dual-Supply Performance (1/2 DAC7734).




FIGURE 6. Single-Supply Buffered Reference with a Reference Low of 50mV used for Single-Supply Performance Curves (1/2 DAC7734).






FIGURE 7. Integral Linearity and Differential Linearity Error Curves for Figure 8.




FIGURE 8. Dual-Supply Buffered Reference with  $V_{REF}L = -5V$  and  $V_{REF}H = +5V$  (1/2 DAC7734).








FIGURE 9. Single-Supply Buffered Reference with a Reference Low of 50mV and Reference High of +5V.




FIGURE 10. Integral Linearity and Differential Linearity Error Curves for Figure 9.



#### DIGITAL INTERFACE

Table I shows the basic control logic for the DAC7734. The interface consists of a Signal Data Clock (CLK) input, Serial Data (SDI), DAC Input Register Load Control Signal ( $\overline{\text{LOAD}}$ ), and DAC Register Load Control Signal ( $\overline{\text{LOAD}}$ ), and DAC Register Load Control Signal ( $\overline{\text{LDAC}}$ ). In addition, a Chip Select ( $\overline{\text{CS}}$ ) input is available to enable serial communication when there are multiple serial devices. An asynchronous Reset (RST) input, by the rising edge, is provided to simplify start-up conditions, periodic resets, or emergency resets to a known state, depending on the status of the reset select (RSTSEL) signal.

The DAC code, quick load control, and address are provided via a 24-bit serial interface (see Table I). The first two bits shifted into the shift register, B23 and B22, are the DAC register address. These bits select the input register that will be updated when  $\overline{LOAD}$  goes LOW. The third bit, B21, is a "Quick Load" bit such that if HIGH, the code in the shift register is loaded into ALL DAC input registers when the  $\overline{LOAD}$  signal goes LOW, independent of the state of the address bits, B23 and B22. If the "Quick Load" bit is LOW, the contents of the shift register is loaded only to the DAC register that is addressed. Bits B20 through B16 are not used and can assume any logical value. The last sixteen bits, B15 through B0, make up the DAC code to be loaded into the selected input register.

The internal DAC register is edge-triggered and not leveltriggered. When the LDAC signal is transitioned from LOW to HIGH, the digital word currently in the DAC input register is latched. The first set of registers (the DAC input registers) are level triggered via the  $\overline{\text{LOAD}}$  signal. This double-buffered architecture has been designed so that new data can be entered for each DAC without disturbing the analog outputs. When the new data has been entered into the device, all of the DAC outputs can be updated simultaneously by the rising edge of LDAC. Additionally, it allows the DAC input registers to be written to at any point, then the DAC output voltages can be synchronously changed via a trigger signal (LDAC).

Note that  $\overline{CS}$  and CLK are combined with an OR gate, which controls the serial-to-parallel shift register. These two inputs are completely interchangeable. In addition, care must be taken with the state of CLK when  $\overline{CS}$  rises at the end of a serial transfer. If CLK is LOW when  $\overline{CS}$  rises, the OR gate will provide a rising edge to the shift register, shifting the internal data one additional bit. The result will be incorrect data and possible selection of the wrong input register(s). If both  $\overline{CS}$  and CLK are used,  $\overline{CS}$  should rise only when CLK is HIGH. If not, then either  $\overline{CS}$  or CLK can be used to operate the shift register. See Table II for more information.

CS <sup>(1)</sup>	CLK <sup>(1)</sup>	LOAD	RST	SERIAL SHIFT REGISTER
H <sup>(2)</sup>	X <sup>(3)</sup>	Н	Н	No Change
L <sup>(4)</sup>	L	н	н	No Change
L	∱(5)	н	н	Advanced One Bit
Ŷ	L	н	н	Advanced One Bit
H <sup>(6)</sup>	Х	L <sup>(7)</sup>	н	No Change
H <sup>(6)</sup>	Х	н	(8)	No Change

NOTES: (1)  $\overline{CS}$  and CLK are interchangeable. (2) H = Logic HIGH. (3) X = Don't Care. (4) L = Logic LOW (5) = Positive Logic Transition. (6) A HIGH value is suggested in order to avoid a "false clock" from advancing the shift register and changing the shift register. (7) If data is clocked into the serial register while  $\overline{LOAD}$  is LOW, the selected DAC register will change as the shift register bits "flow" through A1 and A0. This will corrupt the data in each DAC register that has been erroneously selected. (8) Rising edge of RST causes no change in the contents of the serial shift register.

TABLE II. Serial Shift Register Truth Table.

#### SERIAL DATA INPUT

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	В0
A1	A0	QUICK LOAD	х	х	х	Х	Х	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A1	A0	cs	RST	RSTSEL	LDAC	LOAD	INPUT REGISTER	DAC REGISTER	MODE	DAC
L	L	L	Н	Х	Х	L	Write	Hold	Write Input	А
L	н	L	Н	Х	Х	L	Write	Hold	Write Input	В
Н	L	L	н	Х	Х	L	Write	Hold	Write Input	С
Н	Н	L	н	Х	Х	L	Write	Hold	Write Input	D
Х	Х	н	н	Х	↑	н	Hold	Write	Update	All
Х	Х	н	н	Х	н	н	Hold	Hold	Hold	All
Х	Х	х	$\uparrow$	L	Х	Х	Reset to Zero	Reset to Zero	Reset to Zero	All
Х	Х	х	↑	н	Х	Х	Reset to Midscale	Reset to Midscale	Reset to Midscale	All

TABLE I. DAC7734 Logic Truth Table.



#### SERIAL-DATA OUTPUT

The Serial-Data Output (SDO) is the internal shift register output. For DAC7734, the SDO is a driven output and does not require an external pull-up. Any number of DAC7734s can be daisy-chained by connecting the SDO pin of one device to the SDI pin of the following device in the chain, as shown in Figure 11.

#### **DIGITAL TIMING**

Figure 12 and Table III provide detailed timing for the digital interface of the DAC7734.

#### **DIGITAL INPUT CODING**

The DAC7734 input data is in Straight Binary format. The output voltage is given by Equation 1.

$$V_{OUT} = V_{REF}L + \frac{\left(V_{REF}H - V_{REF}L\right) \cdot N}{65,536}$$
(1)

where N is the digital input code. This equation does not include the effects of offset (zero-scale) or gain (full-scale) errors.

#### DIGITALLY-PROGRAMMABLE CURRENT SOURCE

The DAC7734 offers a unique set of features that allows a wide range of flexibility in designing applications circuits such as programmable current sources. The DAC7734 offers both a differential reference input, as well as an open-loop configuration around the output amplifier. The open-loop configuration around the output amplifier allows a transistor to be placed within the loop to implement a digitally-programmable, unidirectional current source. The availability of a differential reference allows programmability for both the full-scale and zero-scale currents. The output current is calculated as:

$$I_{OUT} = \left( \left( \frac{V_{REF} H - V_{REF} L}{R_{SENSE}} \right) \cdot \left( \frac{N}{65,536} \right) \right)$$
(2)  
+  $\left( V_{REF} L / R_{SENSE} \right)$ 




FIGURE 11. Daisy-Chaining DAC7734.






FIGURE 12. Digital Input and Output Timing.

SYMBOL	DESCRIPTION	MIN	МАХ	UNITS
t <sub>DS</sub>	Data Valid to CLK Rising	10		ns
t <sub>DH</sub>	Data Held Valid after CLK Rises	20		ns
t <sub>CH</sub>	CLK HIGH	25		ns
t <sub>CL</sub>	CLK LOW	25		ns
t <sub>CSS</sub>	CS LOW to CLK Rising	15		ns
t <sub>CSH</sub>	CLK HIGH to CS Rising	0		ns
t <sub>LD1</sub>	LOAD HIGH to CLK Rising	10		ns
t <sub>LD2</sub>	CLK Rising to LOAD LOW	30		ns
t <sub>LDRW</sub>	LOAD LOW Time	30		ns
t <sub>LDDL</sub>	LDAC LOW Time	40		ns
t <sub>LDDH</sub>	LDAC HIGH Time	40		ns
t <sub>SDO</sub>	SDO Propagation Delay	10	45	ns
t <sub>RSSS</sub>	RESETSEL Valid to RESET HIGH	0		ns
t <sub>RSSH</sub>	RESET HIGH to RESETSEL Not Valid	100		ns
t <sub>RSTL</sub>	RESET LOW Time	10		ns
t <sub>RSTH</sub>	RESET HIGH Time	10		ns
t <sub>LDDD</sub>	LOAD LOW to LDAC Rising Time	40		ns
ts	Settling Time		11 (dual)/10(single)	μs

TABLE III. Timing Specifications ( $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ).






Figure 13 shows a DAC7734 in a 4mA to 20mA current output configuration. The output current can be determined by Equation 3:

At full-scale, the output current is 16mA, plus the 4mA, for the zero current. At zero scale, the output current is the offset current of 4mA ( $1V/250\Omega$ ).

$$I_{OUT} = \left( \left( \frac{5V - 1V}{250\Omega} \right) \bullet \left( \frac{N}{65,536} \right) \right) + \left( \frac{1V}{250\Omega} \right)$$



(3)

FIGURE 13. 4-to-20mA Digitally Controlled Current Source (1/2 DAC7734).





### **Revision History**

DATE	REVISION	PAGE	SECTION	DESCRIPTION
10/08	^	1	—	Updated front page format to current standard; some page layout changed.
10/08	A	23	Table III	Changed symbol from "t <sub>LDDWL</sub> " to "t <sub>LDDL</sub> " (typo).

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.





### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
DAC7734E	ACTIVE	SSOP	DL	48	25	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	DAC7734E	Samples
DAC7734E/1K	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7734E	Samples
DAC7734EB	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7734E B	Samples
DAC7734EC	ACTIVE	SSOP	DL	48	25	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	DAC7734E C	Samples
DAC7734EC/1K	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7734E C	Samples
DAC7734EG4	ACTIVE	SSOP	DL	48	25	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	DAC7734E	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

### PACKAGE OPTION ADDENDUM

7-Oct-2021

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7734E/1K	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
DAC7734EC/1K	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

### PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC7734E/1K	SSOP	DL	48	1000	367.0	367.0	55.0
DAC7734EC/1K	SSOP	DL	48	1000	367.0	367.0	55.0



www.ti.com

5-Jan-2022

### TUBE



*All	dimensions	are	nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
DAC7734E	DL	SSOP	48	25	473.7	14.24	5110	7.87
DAC7734EB	DL	SSOP	48	25	473.7	14.24	5110	7.87
DAC7734EC	DL	SSOP	48	25	473.7	14.24	5110	7.87
DAC7734EG4	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated