SCBS678C - SEPTEMBER 1996 - REVISED JANUARY 2001

- Member of Texas Instruments' Widebus™ Family
- State-of-the-Art Advanced Low-Voltage BiCMOS (ALB) Technology Design for 3.3-V Operation
- Schottky Diodes on All Inputs to Eliminate Overshoot and Undershoot
- Industry Standard '16245 Pinout
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout

description

The SN74ALB16245 is a 16-bit transceiver designed for high-speed, low-voltage (3.3-V) V_{CC} operation. This device is intended to replace the conventional transceiver in any speed-critical path. The small propagation delay is achieved using a unity-gain amplifier on the input and feedback resistors from input to output, which allows the output to track the input with a small offset voltage.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

DGG, DGV, OR DL PACKAGE (TOP VIEW)					
1DIR 1B1 1B2 GND 1B3 1B4 Vcc 1B5 1B6 GND 1B7 1B8 2B1 2B2 GND 2B3 2B4 Vcc 2B5 2B6 GND	TOP VII 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	EW) 48 1 1 46 1 1 46 1 1 45 6 44 1 1 43 1 42 V 41 1 1 40 1 1 40 1 1 39 6 38 1 1 42 V 41 1 1 40 39 6 33 1 2 33 2 2 34 0 2 3 3 3 2 2 2 2 2 8 0 6	OE A1 A2 A3 A3 A4 CC A5 A6 A7 A3 A4 CC A5 A6 A7 A3 A4 CC A5 A6 A0 A3 A4 CC A5 A6 A7 A5 A5 A5 A5 A5 A5 A5 A5 A5 A5 A5 A5 A5		
2B7 [2B8 [2DIR [27 2 26 2 25 2			

т _А	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
-40°C to 85°C	SSOP – DL	Tube	SN74ALB16245DL	ALB16245		
		Tape and reel	SN74ALB16245DLR	ALB10245		
	TSSOP – DGG	Tape and reel	SN74ALB16245DGGR	ALB16245		
	TVSOP – DGV	Tape and reel	SN74ALB16245DGVR	AV245		

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SCBS678C - SEPTEMBER 1996 - REVISED JANUARY 2001

FUNCTION TABLE

(each 8-bit section)						
INPUTS						
OE	DIR	OPERATION				
L	L	B data to A bus				
L	н	A data to B bus				
Н	Х	Isolation				

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS678C - SEPTEMBER 1996 - REVISED JANUARY 2001

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V ₁ : Except I/O ports (see Note 1)	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)0	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through each V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
DGV package	58°C/W
DL package	63°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

			MIN	MAX	UNIT
V _{CC} Supply voltage				3.6	V
Iон‡	I _{OH} [‡] High-level output current			-25	mA
IOL [‡]	Low-level output current			25	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		5	ns/V
Τ _Α	A Operating free-air temperature		-40	85	°C

[‡] See Figures 1 and 2 for typical I/O ranges.



SCBS678C - SEPTEMBER 1996 - REVISED JANUARY 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	RAMETER		TEST CONDITI	ONS	MIN	TYP†	MAX	UNIT
	A an D manta		lı = 18 mA	II = 18 mA		3.7	V _{CC} +1.2	V
VIК	A or B ports	VCC = 3 V	lı = −18 mA			-0.9	-1.2	v
	Control inputs	V _{CC} = 3.6 V,	V _I = V _{CC} or GND				±10	μA
		V _{CC} = 3.6 V		OE low		0.4	0.6	mA
Ц	A an D manta		$V_{I} = V_{CC}$	OE high			25	μA
	A or B ports		N/ 0	OE low		-0.7	-1	mA
			V ₁ = 0	OE high			-60	μA
IOZH	-	V _{CC} = 3.6 V,	V _O = 3 V			0.7	20	μA
IOZL		V _{CC} = 3.6 V,	V _O = 0.5 V			-0.2	-50	μA
ICC/p	uffer	V _{CC} = 3.6 V,	I _O = 0,	V _I = V _{CC} or GND		3.7	5.6	mA
ICCZ		V _{CC} = 3.6 V,	Control inputs = V _{CC} or GND				0.8	mA
∆ICC	\downarrow V _{CC} = 3 V to 3.6 V, One input at V _{CC} -0.6 V, Other inputs at V _{CC} or GND				600	μA		
Ci		V _I = 3 V or 0				3.5		pF
Cio		V _O = 3 V or 0				7.5		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 3)

DADAMETED	FROM	то	$V_{\mbox{CC}}$ = 3.3 V \pm 0.3 V			UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP [†]	MAX	UNIT
^t pd	A or B	B or A	0.6	1.3	2	ns
ten	OE	A or B	1.5	3.2	6	ns
^t dis	OE	A or B	1.8	2.8	4.2	ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS678C - SEPTEMBER 1996 - REVISED JANUARY 2001




Figure 1. V_{OH} Over Recommended Free-Air Temperature Range





Figure 2. V_{OL} Over Recommended Free-Air Temperature Range



SCBS678C - SEPTEMBER 1996 - REVISED JANUARY 2001



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2.5 ns. t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpzL and tpzH are the same as t_{en} .
- G. tpLH and tpHL are the same as t_{pd} .
- C. IPLH and IPHL are the same as ipd

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated