

Product Change Notification - SYST-09TIIY235

Date:

10 Jul 2019

Product Category:

Ethernet Switches

Affected CPNs:

7

Notification subject:

Data Sheet - KSZ9897R - 7-Port Gigabit Ethernet Switch with Two RGMII/MII/RMIII Interfaces Datasheet Document Revision

Notification text:

SYST-09TIIY235

Microchip has released a new DeviceDoc for the KSZ9897R - 7-Port Gigabit Ethernet Switch with Two RGMII/MII/RMIII Interfaces of devices. If you are using one of these devices please read the document located at KSZ9897R - 7-Port Gigabit Ethernet Switch with Two RGMII/MII/RMIII Interfaces.

Notification Status: Final

Description of Change:

1) Table 4-14, Transmit Tail Tag Format (from Host to Switch): Bit 7 changed to 15:11 and description changed to Reserved.

2) Section 2.1, General Description, on page 8: Updated first bullet to indicate the non-blocking wire-speed Ethernet switch fabric supports 1 Gbps on RGMII.

3) Section 4.1.5, Pair-Swap, Alignment, and Polarity Check: Updated first bullet description.

4) Section 4.3.3, Back-Off Algorithm: Updated second sentence.

5) Section 4.3.5, Legal Packet Size: Simplified paragraph for clarity.

6) Section 4.3.6, Flow Control: Simplified last sentence of third paragraph.

7) Table 4-10: Updated Action description for the Yes entry.

8) Section 4.4.3.2.1, Tag Insertion and Removal: Updated last paragraph of section.

9) Section 4.4.8, Multiple Spanning Tree Support: Updated second sentence.

10) Table 4-17, ACL Matching Rule Parameters for MD = 01: Corrected ENB[1:0] 01 and 10 definitions to match those in Table 4-16, Matching Rule Options.

11) Section 4.10, In-Band Management: a) Added to last sentence of first paragraph. b) Added additional sentence to end of second paragraph. c) Added additional sentence to end of sixth paragraph.

12) Section 5.2.1.7, Port Operation Control 0 Register: Updated bit 6 and 7 descriptions to include references to the MAC and additional clarification.

13) Section 5.2.2.15, PHY Remote Loopback Register: Simplified bit 8 description.

14) Section 5.2.4.1, Port MAC Control 0 Register, on page 128: Bit 0 made reserved.

15) Section 6.4.7, Power-up and Reset Timing, on page 181: Updated Note 1.

16) Table 6-11: Added new trw entry to table.

Impacts to Data Sheet: None

Reason for Change: To Improve Manufacturability

Change Implementation Status: Complete

Date Document Changes Effective: 10 July 2019

NOTE: Please be advised that this is a change to the document only the product has not been changed.

Markings to Distinguish Revised from Unrevised Devices: N/A



Attachment(s): KSZ9897R - 7-Port Gigabit Ethernet Switch with Two RGMII/MII/RMIII Interfaces

Please contact your local <u>Microchip sales office</u> with questions or concerns regarding this notification.

Terms and Conditions:

If you wish to <u>receive Microchip PCNs via email</u> please register for our PCN email service at our <u>PCN home page</u> select register then fill in the required fields. You will find instructions about registering for Microchips PCN email service in the <u>PCN FAQ</u> section.

If you wish to <u>change your PCN profile</u>, <u>including opt out</u>, please go to the <u>PCN home page</u> select login and sign into your myMicrochip account. Select a profile option from the left navigation bar and make the applicable selections.

SYST-09TIIY235 - Data Sheet - KSZ9897R - 7-Port Gigabit Ethernet Switch with Two RGMII/MII/RMIII Interfaces Datasheet Document Revision

Affected Catalog Part Numbers (CPN)

KSZ9897RTXC KSZ9897RTXC-TR KSZ9897RTXI KSZ9897RTXI-TR