N-Channel POWERTRENCH® MOSFET

100 V, 240 A, 4.1 m Ω

Features

- Typical $R_{DS(on)} = 3.3 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- Typical $Q_{g(tot)} = 47 \text{ nC}$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- UIS Capability
- Qualified to AEC Q101
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Automotive Engine Control
- PowerTrain Management
- Solenoid and Motor Drivers
- Electrical Power Steering
- Integrated Starter/Alternator
- Distributed Power Architectures and VRM
- Primary Switch for 12 V Systems

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Value	Unit
V _{DSS}	V _{DSS} Drain-to-Source Voltage		V
V _{GS}	V _{GS} Gate-to-Source Voltage		V
I _D	Drain Current – Continuous, (V _{GS} = 10 V) T _C = 25°C (Note 1)		Α
	Pulsed Drain Current, T _C = 25°C	(See Figure 4)	Α
E _{AS}	E _{AS} Single Pulse Avalanche Energy (Note 2)		mJ
P _D	Power Dissipation	300	W
	Derate Above 25°C	2	W/°C
T _J , T _{STG}	Operating and Storage Temperature	–55 to +175	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Current is limited by silicon.
- 2. Starting T_J = 25°C, \dot{L} = 30 μH , I_{AS} = -79 A, V_{DD} = 100 V during inductor charging and V_{DD} = 0 V during time in avalanche.




ON Semiconductor®

www.onsemi.com

V _{DSS}	R _{DS(ON)} MAX	I _D MAX
100 V	4.1 mΩ @ 10 V	240 A




N-CHANNEL MOSFET



H-PSOF8L CASE 100CU

MARKING DIAGRAM



\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code

FDBL86066 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

THERMAL CHARACTERISTICS

Symbol	Parameter		Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case		°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 3)		

R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design, while R_{θJA} is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2oz copper.


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
FF CHARA	ACTERISTICS		•	•		
BV _{DSS}	Drain-to-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100	_	-	V
I _{DSS}	Drain-to-Source Leakage Current	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$ $T_{J} = 25^{\circ}\text{C}$ $T_{J} = 175^{\circ}\text{C (Note 4)}$	- -	- -	1	μΑ
I _{GSS}	Gate-to-Source Leakage Current	V _{GS} = ±20 V	_	-	±100	nA
N CHARA	CTERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2	2.9	4.0	V
R _{DS(on)}	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 80 \text{ A}$ $T_J = 25^{\circ}\text{C}$ $T_J = 175^{\circ}\text{C (Note 4)}$	- -	3.3 7.3	4.1 8.8	mΩ
YNAMIC C	HARACTERISTICS					
C _{iss}	Input Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	_	3240	-	pF
C _{oss}	Output Capacitance	1	_	1950	-	pF
C _{rss}	Reverse Transfer Capacitance	1	_	26	_	pF
Rg	Gate Resistance	V _{GS} = 0.5 V, f = 1 MHz	_	0.5	-	Ω
Q _{g(tot)}	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}, V_{DD} = 50 \text{ V}, I_D = 80 \text{ A}$	_	47	69	nC
Q _{g(th)}	Threshold Gate Charge	$V_{GS} = 0 \text{ V to 2 V}, V_{DD} = 50 \text{ V}, I_D = 80 \text{ A}$	_	6	_	nC
Q _{gs}	Gate to Source Charge	V _{DD} = 50 V, I _D = 80 A	_	15	-	nC
Q_{gd}	Gate to Drain "Miller" Charge	V _{DD} = 50 V, I _D = 80 A	_	10	-	nC
WITCHING	CHARACTERISTICS					
t _{on}	Turn-On Time	$V_{DD} = 50 \text{ V}, I_{D} = 80 \text{ A}, V_{GS} = 10 \text{ V},$	_	-	35	ns
t _{d(on)}	Turn-On Delay	$R_{GEN} = 6 \Omega$	_	18	-	ns
t _r	Rise Time]	_	9	-	ns
t _{d(off)}	Turn-Off Delay]	_	36	-	ns
t _f	Fall Time		_	13	-	ns
t _{off}	Turn-Off Time		_	-	68	ns
RAIN-SOU	RCE DIODE CHARACTERISTICS					
V _{SD}	Source to Drain Diode Forward	I _{SD} = 80 A, V _{GS} = 0 V	_	0.9	1.25	V
	Voltage	I _{SD} = 40 A, V _{GS} = 0 V	_	0.85	1.2	
t _{rr}	Reverse Recovery Time	$I_F = 80 \text{ A}, \text{ d}I_{SD}/\text{d}t = 300 \text{ A}/\mu\text{s}$	_	36	54	ns
Q _{rr}	Reverse Recovery Charge	1	_	84	126	nC
t _{rr}	Reverse Recovery Time	$I_F = 80 \text{ A}, \text{ d}I_{SD}/\text{d}t = 1000 \text{ A}/\mu\text{s}$	_	32	48	ns
Q _{rr}	Reverse Recovery Charge	1	_	243	365	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{4.} The maximum value is specified by design at $T_J = 175$ °C. Product is not tested to this condition in production.

TYPICAL CHARACTERISTICS



200 CURRENT LIMITED V_{GS} = 10 V BY SILICON 160 ID, DRAIN CURRENT (A) 120 80 40 0 25 50 75 100 125 150 175 T_C, CASE TEMPERATURE(°C)

Figure 1. Normalized Power Dissipation vs. Case Temperature

Figure 2. Maximum Continuous Drain Current vs.

Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS




Figure 5. Forward Bias Safe Operating Area




Figure 7. Transfer Characteristics




Figure 9. Saturation Characteristics




Figure 6. Unclamped Inductive Switching Capability




Figure 8. Forward Diode Characteristics




Figure 10. Saturation Characteristics

TYPICAL CHARACTERISTICS




Figure 11. R_{DS(on)} vs. Gate Voltage




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 15. Capacitance vs. Drain to Source Voltage




Figure 12. Normalized R_{DS(on)} vs. Junction Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature





Figure 16. Gate Charge vs. Gate to Source Voltage

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

PACKAGE MARKING AND ORDERING INFORMATION


Device	Marking	Package	Reel Size	Tape Width	Quantity
FDBL86066-F085	FDBL86066	H-PSOF8L (Pb-Free / Halogen Free)	13″	24 mm	2000 Units







H-PSOF8L 11.68x9.80 CASE 100CU **ISSUE C**

DATE 22 MAY 2023








LAND PATTERN RECOMMENDATION


*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

Α1 eee C FRONT VIEW



SCALE: 2X





BOTTOM VIEW

- 1. PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE A. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 3. CONTROLLING DIMENSION: MILLIMETERS. 4. COPLANARITY APPLIES TO THE EXPOSED WELL AS THE
- 5. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 6. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE
- LOWEST POINT ON THE PACKAGE BODY.

DIM	MIL	LIMETE	RS
D	MIN.	NOM.	MAX.
Α	2.20	2.30	2.40
A1	1.70	1.80	1.90
b	0.70	0.80	0.90
b1	9.70	9.80	9.90
b2	0.35	0.45	0.55
С	0.40	0.50	0.60
c1	0.10	_	_
D	10.28	10.38	10.48
D/2	5.09	5.19	5.29
D1	10.98	11.08	11.18
D2	3.20	3.30	3.40
D3	2.60	2.70	2.80
D4	4.45	4.55	4.65
D5	3.20	3.30	3.40
D6	0.55	0.65	0.75
Е	9.80	9.90	10.00
E1	7.30	7.40	7.50
E2	0.30	0.40	0.50
E3	9.36	9.46	9.56

ДІМ	MILLIMETERS		
Diw	MIN.	NOM.	MAX.
E4	8.20	8.30	8.40
E5	7.40	7.50	7.60
E6	1.10	1.20	1.30
е		1.20 BSC	;
e/2	(0.60 BSC	;
e1		3.40 BSC	
Н	11.58	11.68	11.78
H/2	5.74	5.84	5.94
H1	7.15 BSC		
L	1.90	2.00	2.10
L1	0.60	0.70	0.80
L2	0.50	0.60	0.70
L3	0.70	0.80	0.90
θ	0°	_	12°
aaa	0.20		
bbb	0.25		
ccc	0.20		
ddd	0.20		
eee	0.10		

GENERIC MARKING DIAGRAM*

AYWWZZ XXXXXXX XXXXXXX

Α = Assembly Location

= Year

WW = Work Week

= Assembly Lot Code ZΖ XXXX = Specific Device Code *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT	NIIMRED.
DOCUMENT	NUMBER:

98AON13813G

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION:

H-PSOF8L 11.68x9.80

PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales