DW OR PW PACKAGE

(TOP VIEW)

D2 [

D3 [

D4 Γ

D5 [

D7 [

A1 Π

Α0

SPD [9

 DV_{DD}

D6 Π 5

20 D1

19 DO

18 CS

17 N WE

16 LDAC

15 PWR


14 AGND

13 OUT

12**∏** REF

11 AV_{DD}





2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN

FEATURES

- 12-Bit Voltage Output DAC
- **Programmable Internal Reference**
- **Programmable Settling Time vs Power** Consumption
 - 1 µs in Fast Mode
 - 3.5 µs in Slow Mode
- 8-Bit µController Compatible Interface
- Differential Nonlinearity . . . < 0.5 LSB Typ
- Voltage Output Range ... 2x the Reference Voltage
- **Monotonic Over Temperature**

APPLICATIONS

- **Digital Servo Control Loops**
- **Digital Offset and Gain Adjustment**
- **Industrial Process Control**
- **Machine and Motion Control Devices**
- **Mass Storage Devices**

DESCRIPTION

The TLV5633 is a 12-bit voltage output digital- to-analog converter (DAC) with an 8-bit microcontroller compatible parallel interface. The 8 LSBs, the 4 MSBs, and 5 control bits are written using three different addresses. Developed for a wide range of supply voltages, the TLV5633 can be operated from 2.7 V to 5.5 V.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class A (slow mode: AB) output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation. With its on-chip programmable precision voltage reference, the TLV5633 simplifies overall system design. Because of its ability to source up to 1 mA, the internal reference can also be used as a system reference. The settling time and the reference voltage can be chosen by a control register.

Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in 20-pin SOIC and TSSOP packages in standard commercial and industrial temperature ranges.

AVAILABLE OPTIONS


т	PACK	AGE ⁽¹⁾
'A	SOIC (DW)	TSSOP (PW)
0°C to 70°C	TLV5633CDW	TLV5633CPW
-40°C to 85°C	TLV5633IDW	TLV5633IPW

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MCS is a registered trademark of Intel Corporation .








These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM



Terminal Functions

TERM	TERMINAL		DESCRIPTION
NAME	NO.	I/O/P	DESCRIPTION
A1, A0	7, 8	I	Address input
AGND	14	Р	Ground
AV_{DD}	11	Р	Positive power supply (analog part)
CS	18	I	Chip select. Digital input active low, used to enable/disable inputs
D0-D1	19, 20	I	Data input
D2-D7	1-6	I	Data input
DV_DD	10	Р	Positive power supply (digital part)
LDAC	16	I	Load DAC. Digital input active low, used to load DAC output
OUT	13	0	DAC analog voltage output
PWR	15	I	Power down. Digital input active low
REF	12	I/O	Analog reference voltage input/output
SPD	9	I	Speed select. Digital input
WE	17	I	Write enable. Digital input active low, used to latch data



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		UNIT
Supply voltage (DV _{DD} , AV _{DD} to AGND)	7 V	
Supply voltage difference range, AV _{DD} - DV _D	D	-2.8 V to 2.8 V
Reference input voltage range		-0.3 V to V _{DD} + 0.3 V
Digital input voltage range	Digital input voltage range	
Operating free air temperature range. T	TLV5633C	0°C to 70°C
Operating free-air temperature range, T _A	TLV5633I	-40°C to 85°C
Storage temperature range, T _{stg}		-65°C to 150°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply voltage DV AV	5-V operation	4.5	5	5.5	V
Supply voltage, DV _{DD} , AV _{DD}	3-V operation	2.7	3	3.3	V
Supply voltage difference, $\Delta V_{DD} = AV_{D}$	_{DD} - DV _{DD}	0	0	0	V
Power on reset voltage, POR		0.55		2	V
High lovel digital input valtage V	DV _{DD} = 2.7 V	2			W
High-level digital input voltage, V _{IH}	DV _{DD} = 5.5 V	2.4			V
Law Inval Patel Construction V	DV _{DD} = 2.7 V			0.6	V
Low-level digital input voltage, V _{IL}	DV _{DD} = 5.5 V			1	V
Reference voltage, V _{ref} to REF termina	(5-V supply) ⁽¹⁾	AGND	2.048	AV _{DD} -1.5	V
Reference voltage, V _{ref} to REF termina	(3-V supply) ⁽¹⁾	AGND	1.024	AV _{DD} -1.5	V
Load resistance, R _L		2			kΩ
Load capacitance, C _L				100	pF
On another two a six to represent the T	TLV5633C	0		70	90
Operating free-air temperature, T _A	TLV5633I	-40		85	°C

⁽¹⁾ Due to the x2 output buffer, a reference input voltage \geq AV_{DD/2} causes clipping of the transfer function. The output buffer of the internal reference must be disabled, if an external reference is used.



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, V_{ref} = 2.048 V, V_{ref} = 1.024 V (unless otherwise noted)

POWE	R SUPPLY							
	PARAMETER	TEST CO	TEST CONDITIONS			MIN TYP	MAX	UNIT
				REF	Fast	2.3	2.8	mA
			$AV_{DD} = 5 V$,	on	Slow	1.3	1.6	mA
			$DV_{DD} = 5 V$	REF	Fast	1.9	2.4	mA
I	Power supply current All inputs = AGND or DV_{DD} , DAC latch = $0x800$ REF on $AV_{DD} = 3 V$,	Slow	0.9	1.2	mA			
I _{DD}		Fast	2.1	2.6	mA			
		Slow	1.2	1.5	mA			
			Fast	1.8	2.3	mA		
		off Slow	0.9	1.1	mA			
	Power down supply current					0.01	1	μΑ
DSDD	Power supply rejection ratio	Zero scale, external reference	e ⁽¹⁾			-60		dB
FORK	rower supply rejection ratio	Full scale, external reference	(2)			-60		uБ
STATIO	C DAC SPECIFICATIONS							
	Resolution					12		bits
INL	Integral nonlinearity, end point adjusted	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}^{(3)}$				±1.2	±3	LSB
DNL	Differential nonlinearity	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}^{-(4)}$				±0.3	±0.5	LSB
E _{ZS}	Zero-scale error (offset error at zero scale) (5)						20	mV
E _{ZS} TC	Zero-scale-error temperature coefficient ⁽⁶⁾						20	ppm/°C
E _G	Gain error ⁽⁷⁾						±0.3	% full scale V
E _G TC	Gain error temperature coefficient ⁽⁸⁾					20		ppm/°C
OUTPL	JT SPECIFICATIONS							
Vo	Output voltage	$R_L = 10 \text{ k}\Omega$					AV _{DD} -0.4	V
	Output load regulation accuracy	V _O = 4.096 V, 2.048 V, R _L = 2	! kΩ				±0.29	% full scale V

- (1) Power supply rejection ratio at zero scale is measured by varying AV_{DD} and is given by: PSRR = 20 log [(E_{ZS}(AV_{DD}max) -E_{ZS}(AV_{DD}min))/ÁV_{DD}max]
- Power supply rejection ratio at full scale is measured by varying AV_{DD} and is given by: PSRR = 20 log [($E_G(AV_{DD}max)$ - $E_G(AV_{DD}min))/AV_{DD}max$
- (3) The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors (see text).
- (4) The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
- Zero-scale error is the deviation from zero voltage output when the digital input code is zero (see text).
- Zero-scale-error temperature coefficient is given by: E_{ZS} TC = [E_{ZS} (T_{max}) E_{ZS} (T_{min})]/2V_{ref}× 10⁶/(T_{max} T_{min}).
 Gain error is the deviation from the ideal output (2V_{ref} 1 LSB) with an output load of 10 kΩ excluding the effects of the zero-error.
 Gain temperature coefficient is given by: E_G TC = [E_G(T_{max}) E_G (T_{min})]/2V_{ref}× 10⁶/(T_{max} T_{min}).



ELECTRICAL CHARACTERISTICS (continued)

over recommended operating free-air temperature range, $V_{ref} = 2.048 \text{ V}$, $V_{ref} = 1.024 \text{ V}$ (unless otherwise noted)

REFERENCE PIN CONFIGURED AS OUTPUT (REF)							
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{ref(OUTL)}	Low reference voltage		1.003	1.024	1.045	V	
V _{ref(OUTH)}	High reference voltage	$AV_{DD} = DV_{DD} > 4.75 \text{ V}$	2.027	2.048	2.069	V	
I _{ref(source)}	Output source current				1	mA	
I _{ref(sink)}	Output sink current		-1			mA	
PSRR	Power supply rejection ratio			-48		dB	

REF	ERENCE PIN CONFIGURED AS INPUT	(REF)						
	PARAMETER	TEST COND	TIONS		MIN	TYP	MAX	UNIT
V_{I}	Input voltage				0		AV _{DD-1.5}	V
R _I	Input resistance					10		ΜΩ
Cı	Input capacitance					5		pF
	Defending in the production	DEE 0.0 V . 4.004 V do	Fast			900		1-11-
	Reference input bandwidth	REF = $0.2 V_{pp} + 1.024 V dc$	24 V dc	Slow		500		kHz
		10 kH	40 1-11-	Fast		-87		-10
			IU KHZ	Slow		-77		dB
	Harmonic distortion, reference input	REF = 1 V_{pp} + 2.048 V dc,	$_{DD} = 5 \text{ V}$ 50 kHz	Fast		-74		.ID
		A V DD = 3 V		50 KHZ	Slow		-61	
		100 kHz	100 kHz	Fast		-66		dB
	Reference feedthrough	REF = 1 V _{pp} at 1 kHz + 1.02	4 V dc ⁽¹⁾			-80		dB
DIGI	TAL INPUTS						,	
I _{IH}	High-level digital input current	$V_I = DV_{DD}$					1	μΑ
I _{IL}	Low-level digital input current	V _I = 0 V			-1			μΑ
CI	Input capacitance					8		рF

⁽¹⁾ Reference feedthrough is measured at the DAC output with an input code = 0x000.

OPERATING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{ref} = 2.048 \text{ V}$, and $V_{ref} = 1.024 \text{ V}$, (unless otherwise noted)

ANALO	ANALOG OUTPUT DYNAMIC PERFORMANCE								
	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT		
	Output settling time, full scale	$R_{L} = 10 \text{ k}\Omega, C_{L} = 100 \text{ pF}^{(1)}$	Fast		1	3			
t _{s(FS)}	Output settiing time, ruii scale	R _L = 10 κ22, G _L = 100 pr (1)	Slow		3.5	7	μs		
	t _{s(CC)} Output settling time, code to code	settling time, code to code $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}^{(2)}$	Fast		0.5	1.5			
^L s(CC)			Slow		1	2	μs		
SR	OD Olements	$R_1 = 10 \text{ k}\Omega, C_1 = 100 \text{ pF}^{(3)}$	Fast	6	10		V/µs		
SK	Slew rate	R _L = 10 κ22, G _L = 100 pr (6)	Slow	1.2	1.7		v/µS		
	Glitch energy	DIN = 0 to 1, $f_{CLK} = 100 \text{ kHz}$, $\overline{CS} = V_{DD}$			5		nV-S		
SNR	Signal-to-noise ratio			73	78				
SINAD	Signal-to-noise + distortion	$f_s = 480 \text{ kSPS}, f_B = 20 \text{ kHz}, f_{out} = 1 \text{ kHz},$		61	67		dB		
THD	Total harmonic distortion	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$			-69	-62	uБ		
SFDR	Spurious free dynamic range			63	74				

⁽¹⁾ Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFDF or 0xFDF to 0x020 respectively.

⁽²⁾ Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of one count

⁽³⁾ Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.



DIGITAL INPUT TIMING REQUIREMENTS

		MIN	NOM	MAX	UNIT
t _{su(CS-WE)}	Setup time, CS low before negative WE edge	15			ns
t _{su(D)}	Setup time, data ready before positive WE edge	10			ns
t _{su(A)}	Setup time, addresses ready before positive WE edge	20			ns
t _{h(DA)}	Hold time, data and addresses held valid after positive $\overline{\text{WE}}$ edge	5			ns
t _{su(WE-LD)}	Setup time, positive WE edge before LDAC low	5			ns
t _{wH(WE)}	Pulse duration, WE high	20			ns
t _{w(LD)}	Pulse duration, LDAC low	23			ns

PARAMETER MEASUREMENT INFORMATION




Figure 1. Timing Diagram




Figure 2. Example of a Complete Write Cycle (MSW, LSW) Using LDAC for Update



PARAMETER MEASUREMENT INFORMATION (continued)





Figure 3. Example of a Complete Write Cycle (MSW, LSW, Control)





TYPICAL CHARACTERISTICS



INTEGRAL NONLINEARTIY ERROR INL - Intergral Nonlinearity - LSB 1 0 -1 -2 -3 0 512 1024 1536 2048 2560 3072 3584 4096 **Digital Code**


Figure 5.









TYPICAL CHARACTERISTICS (continued)





TOTAL HARMONIC DISTORTION VS FREQUENCY



TOTAL HARMONIC DISTORTION AND NOISE vs FREQUENCY




Figure 11.



TYPICAL CHARACTERISTICS (continued)

POWER DOWN SUPPLY CURRENT vs TIME




Figure 12.



APPLICATION INFORMATION

GENERAL FUNCTION

The TLV5633 is a 12-bit, single supply DAC, based on a resistor string architecture. It consists of a parallel interface, a speed and power down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer. The output voltage (full scale determined by reference) is given by:

Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFFF. A power on reset initially puts the internal latches to a defined state (all bits zero).

PARALLEL INTERFACE

The device latches data on the positive edge of $\overline{\text{WE}}$. It must be enabled with $\overline{\text{CS}}$ low. Whether the data is written to one of the DAC holding latches (MSW, LSW) or the control register depends on the address bits A1 and A0. $\overline{\text{LDAC}}$ low updates the DAC with the value in the holding latch. $\overline{\text{LDAC}}$ is an asynchronous input and can be held low, if a separate update is not necessary. However, to control the DAC using the load feature, there should be approximately a 5 ns delay after the positive $\overline{\text{WE}}$ edge before driving $\overline{\text{LDAC}}$ low. Two more asynchronous inputs, SPD and $\overline{\text{PWR}}$ control the settling times and the power-down mode:

SPD: Speed control 1 \rightarrow fast mode 0 \rightarrow slow mode \overline{PWR} : Power control 1 \rightarrow normal operation 0 \rightarrow power down

It is also possible to program the different modes (fast, slow, power down) and the DAC update latch using the control register. The following tables list the possible combinations of control signals and control bits.

PIN	BIT	MODE
SPD	SPD	WIODE
0	0	Slow
0	1	Fast
1	0	Fast
1	1	Fast

PIN	BIT	POWER
PWR	PWD	POWER
0	0	Down
0	1	Down
1	0	Normal
1	1	Down

PIN	BIT	LATOU
LDAC	RLDAC	LATCH
0	0	Transparent
0	1	Transparent
1	0	Hold
1	1	Transparent



DATA FORMAT

The TLV5633 writes data either to one of the DAC holding latches or to the control register depending on the address bits A1 and A0.

ADDRESS BITS

A1	Α0	REGISTER
0	0	DAC LSW holding
0	1	DAC MSW holding
1	0	Reserved
1	1	Control

The following table lists the meaning of the bits within the control register.

D7	D6	D5	D4	D3	D2	D1	D0	
X	X	X	REF1	REF0	RLDAC	PWR	SPD	
X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	0(1)	0(1)	0 ⁽¹⁾	0(1)	0(1)	Ì

(1) Default values: X = Don't Care

SPD: Speed control bit $1 \rightarrow \text{fast mode}$ $0 \rightarrow \text{slow mode}$

PWR: Power control bit $1 \rightarrow \text{power down}$ $0 \rightarrow \text{normal operation}$

RLDAC: Load DAC latch $1 \rightarrow$ latch transparent $0 \rightarrow$ DAC latch controlled by $\overline{\text{LDAC}}$ pin

REF1 and REF0 determine the reference source and the reference voltage.

REFERENCE BITS

REF1	REF0	REFERENCE
0	0	External
0	1	1.024 V
1	0	2.048 V
1	1	External

If an external reference voltage is applied to the REF pin, external reference must be selected.

LAYOUT CONSIDERATIONS

To achieve the best performance, it is recommended to have separate power planes for GND, AV_{DD} , and DV_{DD} . Figure 13 shows how to lay out the power planes for the TLV5633. As a general rule, digital and analog signals should be separated as wide as possible. To avoid crosstalk, analog and digital traces must not be routed in parallel. The two positive power planes (AV_{DD} and DV_{DD}) should be connected together at one point with a ferrite bead.

A 100-nF ceramic low series inductance capacitor between DV_{DD} and GND and a 1- μ F tantalum capacitor between AV_{DD} and GND placed as close as possible to the supply pins are recommended for optimal performance.






Figure 13. TLV5633 Board Layout

LINEARITY, OFFSET, AND AGAIN ERROR USING SINGLE END SUPPLIES

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 14.




Figure 14. Effect of Negative Offset (Single Supply)

The offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero input code (all inputs 0) and full scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full scale code and the lowest code that produces a positive output voltage.

TLV5633 INTERFACED to an Intel MCS®51 Controller

The circuit in Figure 15 shows how to interface the TLV5633 to an Intel MCS[®]51 microcontroller. The address bus and the data bus of the controller are multiplexed on port 0 (non page mode) to save port pins. To separate the address bits and the data bits, the controller provides a dedicated signal, address latch enable (ALE), which is connected to a latch at port 0.

An address decoder is required to generate the chip select signal for the TLV5633. In this example, a simple 3-to-8 decoder (74AC138) is used for the interface as shown in Figure 15. The DAC is memory mapped at addresses 0x8000/1/2/3 within the data memory address space and mirrored every 32 address locations (0x8020/1/2/3, 0x8040/1/2/3, etc.). In a typical microcontroller system, programmable logic should be used to generate the chip select signals for the entire system.

The data pins and the $\overline{\text{WE}}$ pin of the TLV5633 can be connected directly to the multiplexed address and data bus and the $\overline{\text{WR}}$ signal of the controller.

The application uses the TLV5633 device's internal reference at 2.048 V. The LDAC pin is connected to P3.5 and is used to update the DAC after both data bytes have been written.




Figure 15. TLV5633 Interfaced to an Intel MCS[®]51 Controller



SOFTWARE

In the following example, the code generates a waveform at 20 KSPS with 32 samples stored in a table within the program memory space of the microcontroller.

The waveform data is located in the program memory space at segment SINTBL beginning with the MSW of the first 16-bit word (the 4 MSBs are ignored), followed by the LSW. Two bytes are required for each DAC word (the table is not shown in the code example).

The program consists of two parts:

- A main routine, which is executed after reset and which initializes the timer and the interrupt system of the microcontroller.
- An interrupt service routine, which reads a new value from the waveform table and writes it to the DAC.

```
; ---
; File: WAVE.A51
; Function: wave generation with TLV5633
; Processors: 80C51 family (running at 12 MHz)
; Software: ASM51 assembler, Keil BL51 code-banking linker
;(C) 1999 Texas Instruments
     ______
; Program function declaration
NAME
        WAVE
      SEGMENT
MAIN
                       CODE
ISR
           SEGMENT
                       CODE
WAVTBL SEGMENT
                       CODE
           SEGMENT
VAR1
                       DATA
STACK
           SEGMENT
                       IDATA
; Code start at address \mathbf{0}, jump to start
CSEG AT 0
    LJMP start
                       ; Execution starts at address 0 on power-up.
; Code in the timerO interrupt vector
CSEG AT OBH
     LJMP timer0isr ; Jump vector for timer 0 interrupt is 000Bh
; Define program variables
RSEG VAR1
rolling ptr: DS 1
; Interrupt service routine for timer 0 interrupts
       RSEG ISR
TIMEROISR:
    PUSH PSW
    PUSH ACC
    ; The signal to be output on the dac is stored in a table
    ; as 32 samples of msb, 1sb pairs (64 bytes).
    ; The pointer, rolling_ptr, rolls round the table of samples
    ; incrementing by 2 bytes (1 sample) on each interrupt
    ; (at the end of this routine).
    MOV DPTR, #wavetable ; set DPTR to the start of the table
    MOV R0, #001H ; R0 selects DAC MSW
MOV A,rolling_ptr ; ACC loaded with the pointer into the wave table
MOVC A,@A+DPTR ; get msb from the table
    MOVC A,@A+DPTR ; get msb from to movx @R0, A ; write DAC MSW MOV R0, #000H ; R0 selects DAG
    MOV R0, #000H ; R0 selects DAC LSW
MOV A,rolling_ptr ; move rolling pointer back in to ACC
    INC A ; increment ACC holding the rolling pointer MOVC A,@A+DPTR ; which is the lsb of this sample, now in ACC MOVX @RO, A ; write DAC LSW
    MOV A,rolling_ptr ; load ACC with rolling pointer again
    INC A
                           ; increment the ACC twice, to get next sample
    INC
        Α
    ANL A, #003FH
                          ; wrap back round to 0 if >64
    MOV rolling_ptr,A ; move value held in ACC back to the rolling pointer
```

SLAS190C-MARCH 1999-REVISED SEPTEMBER 2006



```
CLR T1
                      ; set LDACB = 0 (update DAC)
   SETB T1
                      ; set LDACB = 1
   POP ACC
   POP PSW
   RETI
; Set up stack
     RSEG STACK
     DS 10h ; 16 Byte Stack!
; Main Program
    RSEG MAIN
start:
     MOV
           SP, #STACK-1 ; first set Stack Pointer
   CLR A
      VOM
           rolling_ptr,A ; set rolling pointer to 0
      VOM
           TMOD, #002H ; set timer 0 to mode 2 - auto-reload
   MOV TH0, #0CEH ; set timer 2 re-load value for 20 kHz interrupts
                    ; set A15 of address bus high to 'memory map'
   MOV P2, #080H
                    ; device up beyond used address space
   SETB T1
                    ; set LDACB = 1 (on P3.5)
                     ; TLV5633 setup
                    ; RO selects control register
      MOV R0, #003H
      MOV A, #011H
                       ; LOAD ACC with control register value:
                    ; REF1=1, REF0=0 -> 2.048V internal reference
                    ; RLDAC=0 -> use LDACB pin to control DAC
                     ; PD=0 -> DAC enabled
                    ; SPD=1 -> FAST mode
                    ; write control word:
   MOVX @R0, A
                    ; write DAC control word
   SETB ET0
                   ; enable timer 0 interrupts
                       ; enable all interrupts
      SETB EA
      SETB TR0
                        ; start timer 0
always:
      SJMP always
      RET
; Table of 32 wave samples used as DAC data
;------
  RSEG WAVTBL
wavetable:
:...insert 32 samples here...
```



DEFINITIONS OF SPECIFICATIONS AND TERMINOLOGY

Integral Nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

Differential Nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1-LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

Zero-Scale Error (Ezs)

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

Gain Error (E_G)

Gain error is the error in slope of the DAC transfer function.

Signal-To-Noise Ratio + Distortion (SINAD)

Signal-to-noise ratio + distortion is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

Spurious Free Dynamic Range (SFDR)

Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.

Total Harmonic Distortion (THD)

Total harmonic distortion is the ratio of the rms sum of the first six harmonic components to the rms value of the fundamental signal and is expressed in decibels.



Revision history

Revision	Date	Description					
Α	01/2001 Minor typographical changes.						
В	08/2003	Changed the High-level and Low-level digital input voltage in the <i>Recommended Operating Conditins</i> table.					
С	09/2006	Changed the positions of LSW and MSW in Figure 2 and Figure 3.					



PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV5633CDW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TLV5633C	Samples
TLV5633CPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TV5633	Samples
TLV5633IDW	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLV5633I	Samples
TLV5633IPW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TY5633	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated