# **Switched Capacitor Voltage Inverter**


The NCP1729 is a CMOS charge pump voltage inverter that is designed for operation over an input voltage range of 1.5 V to 5.5 V with an output current capability in excess of 50 mA. The operating current consumption is only 122  $\mu A$ , and a power saving shutdown input is provided to further reduce the current to a mere 0.4  $\mu A$ . The device contains a 35 kHz oscillator that drives four low resistance MOSFET switches, yielding a low output resistance of 26  $\Omega$  and a voltage conversion efficiency of 99%. This device requires only two external 3.3  $\mu F$  capacitors for a complete inverter making it an ideal solution for numerous battery powered and board level applications. The NCP1729 is available in the space saving TSOP–6 package.

#### **Features**

- Operating Voltage Range of 1.5 V to 5.5 V
- Output Current Capability in Excess of 50 mA
- Low Current Consumption of 122 μA
- Power Saving Shutdown Input for a Reduced Current of 0.4 μA
- Operation at 35 kHz
- Low Output Resistance of 26  $\Omega$
- Space Saving TSOP-6 Package
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

## **Typical Applications**

- LCD Panel Bias
- Cellular Telephones
- Pagers
- Personal Digital Assistants
- Electronic Games
- Digital Cameras
- Camcorders
- Hand Held Instruments



This device contains 77 active transistors.

Figure 1. Typical Application



# ON Semiconductor®

www.onsemi.com





**MARKING** 

XXX = Device Code

A = Assembly Location


′ = Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

#### PIN CONNECTIONS



#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 22 of this data sheet.

#### **MAXIMUM RATINGS\***

Rating	Symbol	Value	Unit
Input Voltage Range (V <sub>in</sub> to GND)	V <sub>in</sub>	-0.3 to 6.0	V
Output Voltage Range (Vout to GND)	V <sub>out</sub>	-6.0 to 0.3	V
Output Current	l <sub>out</sub>	100	mA
Output Short Circuit Duration (Vout to GND)	tsc	Indefinite	sec
Operating Junction Temperature	TJ	150	°C
Power Dissipation and Thermal Characteristics Thermal Resistance, Junction–to–Air Maximum Power Dissipation @ T <sub>A</sub> = 70°C	R <sub>0JA</sub> P <sub>D</sub>	256 313	°C/W mW
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. \*ESD Ratings

**ELECTRICAL CHARACTERISTICS** (V<sub>in</sub> = 5.0 V, C<sub>1</sub> = 3.3  $\mu$ F, C<sub>2</sub> = 3.3  $\mu$ F, T<sub>A</sub> = -40°C to 85°C, typical values shown are for T<sub>A</sub> = 25°C unless otherwise noted. See Figure 14 for Test Setup.)

Characteristic	Symbol	Min	Тур	Max	Unit
Operating Supply Voltage Range (SHDN = V <sub>in</sub> , R <sub>L</sub> = 10 k)	V <sub>in</sub>	1.5	-	5.5	V
Supply Current Device Operating ( $\overline{SHDN}$ = 5.0 V, R <sub>L</sub> = $\infty$ ) T <sub>A</sub> = 25°C T <sub>A</sub> = 85°C	l <sub>in</sub>	- -	122 128	200 200	μΑ
Supply Current Device Shutdown ( $\overline{SHDN} = 0 \text{ V}$ ) $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	I <sub>SHDN</sub>	- -	0.4 1.7		μΑ
Oscillator Frequency $T_A = 25^{\circ}C$ $T_A = -40^{\circ}C$ to 85°C	fosc	24.5 19	33.5	45.6 54	kHz
Output Resistance (I <sub>out</sub> = 25 mA, Note 1)	R <sub>out</sub>	-	26	50	Ω
Voltage Conversion Efficiency (R <sub>L</sub> = ∞)	V <sub>EFF</sub>	99	99.9	_	%
Power Conversion Efficiency (R <sub>L</sub> = 1.0 k)	P <sub>EFF</sub>	-	96	_	%
Shutdown Input Threshold Voltage (V <sub>in</sub> = 1.5 V to 5.5 V) High State, Device Operating Low State, Device Shutdown	V <sub>th</sub> (SHDN)	- -	0.6 V <sub>in</sub> 0.5 V <sub>in</sub>	- -	V
Shutdown Input Bias Current High State, Device Operating, $\overline{SHDN}$ = 5.0 V $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$ Low State, Device Shutdown, $\overline{SHDN}$ = 0 V $T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	l <sub>IH</sub>	- - -	5.0 100 5.0 100	- - -	pA
Wake-Up Time from Shutdown (R <sub>L</sub> = 1.0 k)	t <sub>WKUP</sub>	-	1.0	_	ms


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 1. Capacitors  $C_1$  and  $C_2$  contribution is approximately 20% of the total output resistance.

ESD Machine Model Protection up to 200 V, Class B

ESD Human Body Model Protection up to 2000 V, Class 2

## **TYPICAL CHARACTERISTICS**


100



90 Figure 14 Test Setup Rout, OUTPUT RESISTANCE (\Omega) 80  $V_{in} = 1.5 \text{ V}$ 70  $V_{in} = 2.0 \text{ V}$ 60 50  $V_{in} = 3.3 \text{ V}$ 40  $V_{in} = 5.0 \text{ V}$ 30 20 -25 -50 0 25 50 75 100 T<sub>A</sub>, AMBIENT TEMPERATURE (°C)

Figure 2. Output Resistance vs. Supply Voltage

Figure 3. Output Resistance vs. Ambient Temperature







Figure 4. Output Current vs. Capacitance

Figure 5. Output Voltage Ripple vs. Capacitance







Figure 6. Supply Current vs. Supply Voltage

Figure 7. Oscillator Frequency vs. Ambient Temperature


## **TYPICAL CHARACTERISTICS**



η, POWER CONVERSION EFFICIENCY (%) Figure 14 Test Setup  $T_A = 25^{\circ}C$ 90  $V_{in} = 5.0 \text{ V}$ 80 70  $V_{in} = 3.3 \text{ V}$ 60  $V_{in} = 1.5 \text{ V}$  $V_{in} = 2.0 \text{ V}$ 50 40 10 20 30 50 I<sub>out</sub>, OUTPUT CURRENT (mA)

Figure 8. Output Voltage vs. Output Current

Figure 9. Power Conversion Efficiency vs.
Output Current







Figure 10. Output Voltage Ripple and Noise

Figure 11. Shutdown Supply Current vs.
Ambient Temperature






Figure 12. Supply Voltage vs. Shutdown Input Voltage Threshold

Figure 13. Wakeup Time From Shutdown




Figure 14. Test Setup/Voltage Inverter

#### **DETAILED OPERATING DESCRIPTION**

The NCP1729 charge pump converter inverts the voltage applied to the  $V_{in}$  pin. Conversion consists of a two–phase operation (Figure 15). During the first phase, switches  $S_2$  and  $S_4$  are open and  $S_1$  and  $S_3$  are closed. During this time,  $C_1$  charges to the voltage on  $V_{in}$  and load current is supplied from  $C_2$ . During the second phase,  $S_2$  and  $S_4$  are closed, and  $S_1$  and  $S_3$  are open. This action connects  $C_1$  across  $C_2$ , restoring charge to  $C_2$ .




Figure 15. Ideal Switched Capacitor Charge Pump

## **APPLICATIONS INFORMATION**

# **Output Voltage Considerations**

The NCP1729 performs voltage conversion but does not provide regulation. The output voltage will drop in a linear manner with respect to load current. The value of this equivalent output resistance is approximately  $26~\Omega$  nominal at  $25^{\circ}\text{C}$  with  $V_{in} = 5.0~\text{V}$ .  $V_{out}$  is approximately -5.0~V at light loads, and drops according to the equation below:

$$V_{DROP} = I_{out} \times R_{out}$$
  
 $V_{out} = -(V_{in} - V_{DROP})$ 

#### **Charge Pump Efficiency**

The overall power conversion efficiency of the charge pump is affected by four factors:

- 1. Losses from power consumed by the internal oscillator, switch drive, etc. (which vary with input voltage, temperature and oscillator frequency).
- 2. I<sup>2</sup>R losses due to the on–resistance of the MOSFET switches on–board the charge pump.
- 3. Charge pump capacitor losses due to Equivalent Series Resistance (ESR).
- Losses that occur during charge transfer from the commutation capacitor to the output capacitor when a voltage difference between the two capacitors exists.

Most of the conversion losses are due to factors 2, 3 and 4. These losses are given by Equation 1.

$$\begin{split} & P_{LOSS(2,3,4)} = I_{out}^{2} \times R_{out} \cong I_{out}^{2} \times \\ & \left[ \frac{1}{(f_{OSC})^{C_{1}}} + 8R_{SWITCH} + 4ESR_{C_{1}} + ESR_{C_{2}} \right] \end{aligned} \tag{eq. 1}$$

The  $1/(f_{OSC})(C_1)$  term in Equation 1 is the effective output resistance of an ideal switched capacitor circuit (Figures 16 and 17).

The losses due to charge transfer above are also shown in Equation 2. The output voltage ripple is given by Equation 3.

$$P_{LOSS} = [0.5C_1 (V_{in}^2 - V_{out}^2) + 0.5C_2 (V_{RIPPLE}^2 - 2V_{out}V_{RIPPLE})] \times f_{OSC}$$
(eq. 2)

$$V_{RIPPLE} = \frac{I_{out}}{(f_{OSC})(C_2)} + 2(I_{out})(ESR_{C_2})$$
(eq. 3)




Figure 16. Ideal Switched Capacitor Model




Figure 17. Equivalent Output Resistance

#### **Capacitor Selection**

In order to maintain the lowest output resistance and output ripple voltage, it is recommended that low ESR capacitors be used. Additionally, larger values of  $C_1$  will lower the output resistance and larger values of  $C_2$  will reduce output voltage ripple. (See Equation 3).

Table 1 shows various values of  $C_1$ ,  $C_2$  and  $C_3$  with the corresponding output resistance values at 25°C. Table 2 shows the output voltage ripple for various values of  $C_1$ ,  $C_2$  and  $C_3$ . The data in Tables 1 and 2 was measured not calculated.

Table 1. Output Resistance vs. Capacitance  $(C_1 = C_2 = C_3)$ ,  $V_{in} = 4.75$  V and  $V_{out} = -4.0$  V

$C_1 = C_2 = C_3 (\mu F)$	R <sub>out</sub> (Ω)
0.68	55.4
1.3	36.9
3.3	26.0
7.3	25.8
10	25.5
24	25.0
50	24.0

Table 2. Output Voltage Ripple vs. Capacitance  $(C_1 = C_2 = C_3)$ ,  $V_{in} = 4.75$  V and  $V_{out} = -4.0$  V

C <sub>1</sub> = C <sub>2</sub> = C <sub>3</sub> (μF)	Output Voltage Ripple (mV)
0.68	322
1.3	205
3.3	120
7.3	69
10	56
24	32
50	20

## **Input Supply Bypassing**

The input voltage,  $V_{in}$  should be capacitively bypassed to reduce AC impedance and minimize noise effects due to the switching internals in the device. If the device is loaded from

 $V_{out}$  to GND, it is recommended that a large value capacitor (at least equal to  $C_1$ ) be connected from  $V_{in}$  to GND. If the device is loaded from  $V_{in}$  to  $V_{out}$ , a small (0.7  $\mu F$ ) capacitor between the pins is sufficient.

# Voltage Inverter

The most common application for a charge pump is the voltage inverter (Figure 14). This application uses two or three external capacitors. The  $C_1$  (pump capacitor) and  $C_2$  (output capacitor) are required. The input bypass capacitor  $C_3$ , may be necessary depending on the application. The output is equal to  $-V_{in}$  plus any voltage drops due to loading. Refer to Tables 1 and 2 for capacitor selection. The test setup used for the majority of the characterization is shown in Figure 14.

## **Layout Considerations**

As with any switching power supply circuit, good layout practice is recommended. Mount components as close together as possible to minimize stray inductance and capacitance. Also use a large ground plane to minimize noise leakage into other circuitry.

### **Capacitor Resources**

Selecting the proper type of capacitor can reduce switching loss. Low ESR capacitors are recommended. The NCP1729 was characterized using the capacitors listed in Table 3. This list identifies low ESR capacitors for the voltage inverter application.

**Table 3. Capacitor Types** 

Manufacturer/Contact	Part Types/Series
<b>AVX</b> 843–448–9411 www.avxcorp.com	TPS
Cornell Dubilier 508–996–8561 www.cornell-dubilier.com	ESRD
Sanyo/Os-con 619-661-6835 www.sanyovideo.com/oscon.htm	SN SVP
Vishay 603–224–1961 www.vishay.com	593D 594




Figure 18. Voltage Inverter

The NCP1729 primary function is a voltage inverter. The device will convert 5.0 V into -5.0 V with light loads. Two capacitors are required for the inverter to function. A third capacitor, the input bypass capacitor, may be required depending on the power source for the inverter. The performance for this device is illustrated below.




Figure 19. Voltage Inverter Load Regulation, Output Voltage vs. Output Current




Figure 20. Cascaded Devices for Increased Negative Output Voltage

Two or more devices can be cascaded for increased output voltage. Under light load conditions, the output voltage is approximately equal to  $-V_{in}$  times the number of stages. The converter output resistance increases dramatically with each additional stage. This is due to a reduction of input voltage to each successive stage as the converter output is loaded. Note that the ground connection for each successive stage must connect to the negative output of the previous stage. The performance characteristics for a converter consisting of two cascaded devices are shown below.




Figure 21. Cascade Load Regulation, Output
Voltage vs. Output Current

Curve	V <sub>in</sub> (V)	$R_{out}$ ( $\Omega$ )
Α	5.0	145
В	3.0	180




Figure 22. Negative Output Voltage Doubler

A single device can be used to construct a negative voltage doubler. The output voltage is approximately equal to  $-2.0~V_{in}$  minus the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below. Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower loss MBRA120E Schottky diodes.




Figure 23. Doubler Load Regulation, Output Voltage vs. Output Current

Curve	V <sub>in</sub> (V)	All Diodes	R <sub>out</sub> (Ω)
А	3.0	1N4148	118
В	3.0	MBRA120E	107
С	5.0	1N4148	91
D	5.0	MBRA120E	85




Figure 24. Negative Output Voltage Tripler

A single device can be used to construct a negative voltage tripler. The output voltage is approximately equal to  $-3.0~V_{in}$  minus the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below. Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower loss MBRA120E Schottky diodes.




Figure 25. Tripler Load Regulation, Output Voltage vs. Output Current

Curve	V <sub>in</sub> (V)	All Diodes	R <sub>out</sub> (Ω)
А	3.0	1N4148	247
В	3.0	MBRA120E	228
С	5.0	1N4148	198
D	5.0	MBRA120E	188




Figure 26. Positive Output Voltage Doubler

A single device can be used to construct a positive voltage doubler. The output voltage is approximately equal to  $2.0\ V_{in}$  minus the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below. Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower loss MBRA120E Schottky diodes.




Figure 27. Doubler Load Regulation, Output Voltage vs. Output Current

Curve	V <sub>in</sub> (V)	All Diodes	R <sub>out</sub> (Ω)
А	3.0	1N4148	32
В	3.0	MBRA120E	25
С	5.0	1N4148	24
D	5.0	MBRA120E	19.3




Figure 28. Positive Output Voltage Tripler

A single device can be used to construct a positive voltage tripler. The output voltage is approximately equal to  $3.0\,V_{in}$  minus the forward voltage drop of each external diode. The performance characteristics for the above converter are shown below. Note that curves A and C show the circuit performance with economical 1N4148 diodes, while curves B and D are with lower loss MBRA120E Schottky diodes.




Figure 29. Tripler Load Regulation, Output Voltage vs. Output Current

Curve	V <sub>in</sub> (V)	All Diodes	R <sub>out</sub> (Ω)
А	3.0	1N4148	110
В	3.0	MBRA120E	95
С	5.0	1N4148	88
D	5.0	MBRA120E	78





Figure 30. Load Regulated Negative Output Voltage

A zener diode can be used with the shutdown input to provide closed loop regulation performance. This significantly reduces the converter's output resistance and dramatically enhances the load regulation. For closed loop operation, the desired regulated output voltage must be lower in magnitude than  $-V_{in}$ . The output will regulate at a level of  $-V_Z + V_{th(SHDN)}$ . Note that the shutdown input voltage threshold is typically 0.5  $V_{in}$  and therefore, the regulated output voltage will change proportional to the converter's input. This characteristic will not present a problem when used in applications with constant input voltage. In this case the zener breakdown was measured at 25  $\mu$ A. The performance characteristics for the above converter are shown below. Note that the dashed curve sections represent the converter's open loop performance.



	0 0.1		•	•
Figure 31.	Load	Regulation,	Output	Voltage vs.
		Output Curr	ent	

Curve	V <sub>in</sub> (V)	V <sub>z</sub> (V)	V <sub>out</sub> (V)
А	3.3	3.9	-2.1
В	5.0	6.5	-3.8






Figure 32. Line and Load Regulated Negative Output Voltage

Capacitors = 3.3 μF

An adjustable shunt regulator can be used with the shutdown input to give excellent closed loop regulation performance. The shunt regulator acts as a comparator with a precise input offset voltage which significantly reduces the converter's output resistance and dramatically enhances the line and load regulation. For closed loop operation, the desired regulated output voltage must be lower in magnitude than  $-V_{in}$ . The output will regulate at a level of  $-V_{ref}(R_2/R_1+1)$ . The adjustable shunt regulator can be from either the TLV431 or TL431 families. The comparator offset or reference voltage is 1.25 V or 2.5 V respectively. The performance characteristics for the converter are shown below. Note that the dashed curve sections represent the converter's open loop performance.








Figure 34. Line Regulation, Output Voltage vs. Input Current

Curve	V <sub>in</sub> (V)	R <sub>1</sub> (Ω)	$R_2(\Omega)$	V <sub>out</sub> (V)
А	3.0	10 k	5.0 k	-1.8
В	5.0	10 k	24 k	-4.2




Figure 35. Paralleling Devices for Increased Negative Output Current

An increase in converter output current capability with a reduction in output resistance can be obtained by paralleling two or more devices. The output current capability is approximately equal to the number of devices paralleled. A single shared output capacitor is sufficient for proper operation but each device does require its own pump capacitor. Note that the output ripple frequency will be complex since the oscillators are not synchronized. The output resistance is approximately equal to the output resistance of one device divided by the total number of devices paralleled. The performance characteristics for a converter consisting of two paralleled devices is shown below.




Figure 36. Parallel Load Regulation, Output Voltage vs. Output Current

Curve	V <sub>in</sub> (V)	$R_{out}(\Omega)$
Α	5.0	14
В	3.0	17




Figure 37. External Switch for Increased Negative Output Current

The output current capability of the NCP1729 can be extended beyond 600 mA with the addition of two external switch transistors and two Schottky diodes. The output voltage is approximately equal to  $-V_{in}$  minus the sum of the base emitter drops of both transistors and the forward voltage of both diodes. The performance characteristics for the converter are shown below. Note that the output resistance is reduced to  $1.0~\Omega$ .




Figure 38. Current Boosted Load Regulation, Output Voltage vs. Output Current




Figure 39. Line and Load Regulated Negative Output Voltage with High Current Capability

This converter is a combination of Figures 37 and 32. It provides a line and load regulated output of -2.47 V at up to 300 mA with an input voltage of 5.0 V. The output will regulate at a level of  $-V_{ref}$  ( $R_2/R_1 + 1$ ). The performance characteristics are shown below. Note that the dashed line is the open loop and the solid line is the closed loop configuration for the load regulation.




Figure 40. Current Boosted Load Regulation, Output Voltage vs. Output Current

Figure 41. Current Boosted Line Regulation, Output Voltage vs. Output Current




Figure 42. Positive Output Voltage Doubler with High Current Capability

The NCP1729 can be configured to produce a positive output voltage doubler with current capability of 500 mA. This is accomplished with the addition of two external switch transistors and two Schottky diodes. The output voltage is approximately equal to  $2.0~V_{in}$  minus the sum of the base emitter drops of both transistors and the forward voltage of both diodes. The performance characteristics for the converter is shown below. Note that the output resistance is reduced to  $1.8~\Omega$ .




Figure 43. Positive Doubler with Current Boosted Load Regulation, Output Voltage vs. Output Current




Figure 44. Line and Load Regulated Positive Output Voltage Doubler with High Current Capability

This converter is a combination of Figures 42 and the shunt regulator to close the loop. In this case the anode of the regulator is connected to ground. It provides a line and load regulated output of 7.6 V at up to 300 mA with a input voltage of 5.0 V. The output will regulate at a level of  $V_{ref}$  ( $R_2/R_1 + 1$ ). The open loop configuration is the dashed line and the closed loop is the solid line. The performance characteristics are shown below.




Figure 45. Current Boosted Close Loop Load Regulation, Output Voltage vs. Output Current

Figure 46. Current Boosted Close Loop Line Regulation, Output Voltage vs. Input Voltage




Figure 47. Negative Input Voltage Splitter

A single device can be used to split a negative input voltage. The output voltage is approximately equal to  $-V_{in}$  / 2.0. The performance characteristics are shown below. Note that the converter has an output resistance of 10  $\Omega$ .




Figure 48. Negative Voltage Splitter Load Regulation, Output Voltage vs. Output Current




Figure 49. Combination of a Closed Loop Negative Inverter with a Positive Output Voltage Doubler

All of the previously shown converter circuits have only single outputs. Applications requiring multiple outputs can be constructed by incorporating combinations of the former circuits. The converter shown above combines Figures 26 and 32 to form a regulated negative output inverter with a non–regulated positive output doubler. The magnitude of  $-V_{out}$  is controlled by the resistor values and follows the relationship  $-V_{ref}$  ( $R_2/R_1+1$ ). Since the positive output is not within the feedback loop, its output voltage will increase as the negative output load increases. This cross regulation characteristic is shown in the upper portion of Figure 50. The dashed line is the open loop and the solid line is the closed loop configuration for the load regulation. The load regulation for the positive doubler with a constant load on the  $-V_{out}$  is shown in Figure 51.




Figure 50. Load Regulation, Output Voltage vs. Output Current





Figure 51. Load Regulation, Output Voltage vs. Output Current



Area =  $0.10 \text{ in}^2$ ,  $64.5 \text{ mm}^2$ 

Figure 52. Inverter Circuit Board Layout, Top View Copper Side

## **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NCP1729SN35T1G	EAD	TSOP-6	3000 / Tape & Reel
NCV1729SN35T1G*	NCV	(Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging

Specifications Brochure, BRD8011/D.

\*NCV: T<sub>low</sub> = -40°C, T<sub>high</sub> = +85°C. Guaranteed by design. NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.



## TSOP-6 CASE 318G-02 **ISSUE V**

12


C SEATING PLANE


**DATE 12 JUN 2012** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
- LEAD THIORNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D
- AND E1 ARE DETERMINED AT DATUM H.
  PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.

	MILLIMETERS		
DIM	MIN	NOM	MAX
Α	0.90	1.00	1.10
A1	0.01	0.06	0.10
b	0.25	0.38	0.50
С	0.10	0.18	0.26
D	2.90	3.00	3.10
E	2.50	2.75	3.00
E1	1.30	1.50	1.70
е	0.85	0.95	1.05
L	0.20	0.40	0.60
L2	0.25 BSC		
M	00		100





**DETAIL Z** 

Н

, , ,	
STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 2: PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. BASE 2 6. COLLECTOR 2
STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER	STYLE 8: PIN 1. Vbus 2. D(in) 3. D(in)+ 4. D(out)+ 5. D(out) 6. GND

Δ1

STYLE 13: PIN 1. GATE 1

5. SOURCE 1

2. SOURCE 2

DRAIN 2

3. GATE 2

2 OR 1	STYLE 3: PIN 1. ENABLE 2. N/C 3. R BOOST	
1	4. Vz	
	5. V in	
OR 2	6. V out	
	CTVI E O:	

	V in
ъ.	V out
STYLE 9	٥٠
	LOW VOLTAGE GATE
2.	DRAIN
3	SOURCE

6. HIGH VOLTA	GE GATE
TYLE 15: PIN 1. ANODE 2. SOURCE	STY
3. GATE 4. DRAIN	

4. DRAIN

YLE 15:
PIN 1. ANODE
<ol><li>SOURCE</li></ol>
<ol><li>GATE</li></ol>
<ol><li>DRAIN</li></ol>
5. N/C
6. CATHODE



STYLE 16: PIN 1. ANODE/CATHODE

FMITTER

CATHODE

COLLECTOR

2. BASE

3.

5. ANODE

E 10:	STYL
1. D(OUT)+	PIN
2. GND	
<ol><li>D(OUT)-</li></ol>	
4. D(IN)-	
5. VBUS	
<ol><li>D(IN)+</li></ol>	

LE 11: N 1. SOURCE 1 2. DRAIN 2 DRAIN 2 SOURCE 2 5. GATE 1 6. DRAIN 1/GATE 2

STYLE 17: PIN 1. EMITTER

BASE

CATHODE

COLLECTOR

3 ANODE/CATHODE

3. COLLECTOR 1 4. EMITTER 1

BASE 1 6. COLLECTOR 2

STYLE 12: 2. GROUND 3. I/O 4. I/O 6. I/O

STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR

5. COLLECTOR 6. COLLECTOR

3 BASE 4. EMITTER

S	RECOMMENDED OLDERING FOOTPRI	NT*
DRAIN 1	6. CATHODE/DRAIN	6.
	0. 0002,0.0	٠.

SOURCE


CATHODE/DRAIN

CATHODE/DRAIN

STYLE 14: PIN 1. ANODE

5.

3. GATE



**DIMENSIONS: MILLIMETERS** 

# **GENERIC** MARKING DIAGRAM\*





XXX = Specific Device Code Α =Assembly Location

Υ = Year

W = Work Week = Pb-Free Package XXX = Specific Device Code M = Date Code

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present.

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSOP-6		PAGE 1 OF 1

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative