

Product Change Notification

(Notification - P140312) (CSTR2-T607) March 21, 2014

To: Our Valued Customer (Name)

Overview:

The purpose of this notification is to communicate product change of select Renesas Electronics America, Inc. (REA) devices. The following 4M-Bit LP SRAM series (3V) devices are transitioning from the current "D" version to a new generation "E" version. There are replacements devices available. The new "E" version is compatible form electrical characteristics specifications and package dimensions. Please see the Appendix for more information.

Current "D" Version	New "E" Version
R1LV0408D Series	RMLV0408E Series
R1LV0416D Series	RMLV0416E Series
R1LV0414D Series	RMLV0414E Series

Affected Products:

A review of our shipment records to your company indicate the attached list of products is affected by this notification.

Booking Part Number	New Replacement Part Number
PN1	PN1a
PN2	PN2a
PN3	PN3a
PN4	PN4a

Part numbers given in this list are for active part numbers in REA database at the time of this notification.

Key Dates:

New generation "E" version of devices available	Jun. 1 st , 2014
Final last time buy (LTB) orders placed to REA or to a franchised REA distributor for "D" version.	Dec. 1 st , 2015
Planned date for last time shipment (LTS) from REA of "D" version.	Jun. 15 th , 2016

Response:

Please place last time buy (LTB) orders in a timely manner prior to the key dates listed to avoid product availability issues. If you anticipate volumes beyond your regular rate, please contact your REA sales representative with a forecast of your requirements. Shipments between the LTB and LTS dates are Non-Cancelable and Non-Returnable (NCNR).

You are encouraged to sample the new "E" version of the device and begin qualification as soon as possible. Please contact you REA sales representative to obtain samples.

Please contact your REA sales representative for any questions or comments.

Thank you for your attention.

Sincerely,

Renesas Electronics America, Inc. pcn@dm.renesas.com



<u>Appendix</u>
Please note, the data in the tables below are accurate at time of notification release, however are subject to change.

Table 1: Device Comparison

EOL products (current "D" version)	PKG	Access time	Operation Temp.	Replacement products (new "E" version)	Access time	Operation Temp.
R1LV0408DSP-5SR		0C to 70C				
R1LV0408DSP-5SI	SOP	55ns	-40C to 85C	RMLV0408EGSP-4S2		
R1LV0408DSP-7LR	(32)	70ns	0C to70C	RWILVU4U8EGSF-452		
R1LV0408DSP-7LI		7005	-40C to 85C			
R1LV0408DSB-5SR		55ns	0C to 70C]	
R1LV0408DSB-5SI	TSOP	ออกร	-40C to 85C	BMI V0400ECCD 4C3		-40C to 85C
R1LV0408DSB-7LR	(32)	70ns	0C to 70C	RMLV0408EGSB-4S2	45ns	
R1LV0408DSB-7LI		7005	-40C to 85C			
R1LV0408DSA-5SR		55ns	0C to 70C	RMLV0408EGSA-4S2		
R1LV0408DSA-5SI	sTSOP	ออกร	-40C to 85C			
R1LV0408DSA-7LR	(32)	70ns	0C to 70C			
R1LV0408DSA-7LI		70115	-40C to 85C			
R1LV0416DSB-5SI	TSOP	55ns				
R1LV0416DSB-7LI	(44)	70ns	-40C to 85C	RMLV0416EGSB-4S2		
R1LV0416DSD-5SK	CS2pin	55ns				
R1LV0414DSB-5SI	TSOP	1 1 1]			
R1LV0414DSB-7LI	(44) CS1pin	70ns	-40C to 85C	RMLV0414EGSB-4S2		
R1LV0416DBG-5SI	FBGA	55ns	-40C to 85C	RMLV0416EGBG-4S2]	
R1LV0416DBG-7LI	(48)	70ns	-40C (0 65C	KWILVU410EGBG-452		

Table 2: Assembly Comparison

Assembly	R1LV04**D*	RMLV04**E*
Resin material	Ероху	Ероху
Lead frame material	Fe-Ni 42 alloy	Cu
Lead frame plating	Sn/Cu	Sn
Inner wire material	Au	Au
Die bond material	Resin	Resin
Solder ball material for FBGA	Sn – Ag - Cu	Sn – Ag - Cu

Note: R1LV0416DSD-5SK Lead frame material is Cu. Lead frame plating is Sn.



Table 3: Moisture Comparison

Current "D" version	Moisture-proof performance	New "E" version	Moisture-proof performance	
R1LV0408DSP	MS Level 2 Storage condition: 30C/70%RH 1year or less	RMLV0408EGSP	MS Level 3 Storage condition: 30C/70%RH 168h or less	
R1LV0408DSB	MS Level 2 Storage condition: 30C/70%RH 1year or less	RMLV0408EGSB	MS Level 3 Storage condition: 30C/70%RH 168h or less	
R1LV0408DSA	MS Level 2 Storage condition: 30C/70%RH 1year or less		MS Level 3 Storage condition: 30C/70%RH 168h or less	
R1LV0416DSB	MS Level 2 Storage condition: 30C/70%RH 1year or less		MS Level 3 Storage condition: 30C/70%RH 168h or less	
R1LV0416DSD	MS Level 3 Storage condition: 30C/70%RH 168h or less		MS Level 3 Storage condition: 30C/70%RH 168h or less	
R1LV0414DSB	MS Level 2 Storage condition: 30C/70%RH 1year or less	RMLV0414EGSB	MS Level 3 Storage condition: 30C/70%RH 168h or less	
R1LV0416DBG	MS Level 3 Storage condition: 30C/70%RH 168h or less	RMLV0416EGBG	MS Level 3 Storage condition: 30C/70%RH 168h or less	



Table 4: Characteristics Comparison

Item	Symbol	R1LV04**D series Symbol RMLV0		RMLV04**E series
Memory cell structure		TFT load + capacitor cell		<
Peripheral circuit		CMOS <		<
Design rule		0.11um 0.11um		0.11um
		SOP 32pin(20.75mm x 14.1mm)		<
		TSOPIl32pin(20.95mm x 11.76mm) <		<
Package		sTSOPl32pin(13.40mm x 8.00mm) <		<
		TSOPll44pin(18.41mm x 11.76mm) <		<
		FBGA 48ball(7.50mm x 8.50mm) <		<

DC condition

Item	Symbol	R1LV04**D series		Symbol	RMLV04**E series
Supply voltage	Vcc	2.7V ~ 3.6V		Vcc	<
Operating temperature	Ta	7LR/5SR	0 deg.C to 70 deg.C	Ta	40 dag C to 95 dag C
range	1 d	7LI/5SI	-40 deg.C to 85 deg.C	1 d	-40 deg.C to 85 deg.C
Input high voltage	VIH	2.2V(min.)/Vcc+0.3V(max.)		VIH	<
Input low voltage	VIL	-0.3V(-0.3V(min.)/0.6V(max.)		<

DC characteristics

Item	Symbol	R1LV04**D series		Symbol	RMLV04**E series	
	Icc(CS1#=L, CS2=H,	x8	10mA(max.)	Icc(CS1#=L, CS2=H,	x8	<
	I I/O=0mA)	x16	20mA(max.)	I I/O=0mA)	x16	10mA(max.)
Operating Current	loo1/TTL Min Cuolo)	2	Γ Δ (\)	Icc1(TTL, Min.Cycle)	45ns cycle	<
	Icc1(TTL, Min.Cycle)	2	5mA(max.)	icci(TTL, Min.Cycle)	55ns cycle	20mA(max.)
	Icc2(MOS, Cycle=1us)	į	5mA(max.)	Icc2(MOS, Cycle=1us)	2.	5mA(max.)
	ISB(TTL)	0.3mA(r	nax.)/0.1mA(typ.)	ISB(TTL)		<
		up to 25 deg.C	10uA(max.)/1.0uA(typ.)			
	ISB1(MOS)	up to 40 deg.C	10uA(max.)			
	7LR/7LI	up to 70 deg.C	16uA(max.)		-	
Stand by current		up to 85 deg.C	20uA(max.)			
		up to 25 deg.C	2.5uA(max.)/1.0uA(typ.)		up to 25 deg.C	2.0uA(max.)/0.4uA(typ.)
	ISB1(MOS)	up to 40 deg.C	3uA(max.)	ICD1/MOC)	up to 40 deg.C	<
	5SR/5SI	up to 70 deg.C	8uA(max.)	ISB1(MOS)	up to 70 deg.C	5uA(max.)
		up to 85 deg.C	10uA(max.)		up to 85 deg.C	7uA(max.)
0. 4 4 1: -114	1/011	IOH=-1mA	2.4V(min.)	VOU	<	
Output high voltage	nigh voltage VOH		Vcc-0.2V	VOH	<	
Outrout law valtage	VOL	IOL=2mA	0.4V(max.)	VOI	<	
Output low voltage	VOL	IOL=100uA	0.2V(max.)	VOL	<	

Capacitance

Item	Symbol	R1LV04**D series	Symbol	RMLV04**E series
Input capacitance	C in	8pF(max.)	C in	<
Input/Output capacitance	C I/O	10pF(max.)	C I/O	<

Data retention characteristics

Item	Symbol	R1LV04**D series		Symbol	RMLV04**E series	
Vcc for data retention	VDR		2.0V(min.)	VDR	1.5V(min.)	
		up to 25 deg.C	10uA(max.)/1.0uA(typ.)			
	IccDR(Vcc=3.0V)	up to 40 deg.C	10uA(max.)			
	7LR/7LI	up to 70 deg.C	16uA(max.)	-		-
Data retention current		up to 85 deg.C	20uA(max.)			
Data retention current		up to 25 deg.C	2.5uA(max.)/1.0uA(typ.)		up to 25 deg.C	2.0uA(max.)/0.4uA(typ.)
	IccDR(Vcc=3.0V)	up to 40 deg.C	3uA(max.)	IccDR(Vcc=3.0V)	up to 40 deg.C	<
	5SR/5SI	up to 70 deg.C	8uA(max.)	ICCDR(VCC=3.UV)	up to 70 deg.C	5uA(max.)
		up to 85 deg.C	10uA(max.)		up to 85 deg.C	7uA(max.)
Chip deselect to data retention time	tCDR	Ons(min.)		tCDR		<
Operation recovery time	tR		5ms(min.)			<



Table 4: Characteristics Comparison (cont.)

AC characteristics

Read	Cycle

ltem	Symbol	R1L	V04**D series	Symbol	RMLV04**E series	
Read cycle time	tRC	-	_		452	45ns(min.)
		5SR/5SI	55ns(min.)	tRĆ	-	-
		7LR/7LI	70ns(min.)	the	-	_
Address access time	tAA	-	-	tAA	452	45ns(max.)
		5SR/5SI	55ns(max.)		-	-
		7LR/7LI	70ns (max.)		-	_
Chip select access time	tACS1/tACS2 tCO	-	-	tACS1/tACS2	4\$2	45ns(max.)
		5SR/5SI	55ns(max.)		-	-
		7LR/7LI	70ns(max.)		-	_
Output enable to output valid	tOE	12.41.2		tOE		22ns(max.) : x16
		-	-		4S2	22ns(max.) : x8
		5SR/5SI	35ns(max.) : x16		-	EEIIS(IIIOXI) I XO
		5SR/5SI	30ns(max.) : x8			-
		7LR/7LI	40ns(max.) : x16		-	
		7LR/7LI	35ns(max.) :x8			-
	tOH	-	-		452	10ns(min.)
Output hold from adress		5SR/5SI	10ns(min.)	tOH	-	-
change		7LR/7LI	10ns(min.)		-	_
Chip select to output in low-Z	tCLZ1/tCLZ2	-	-	tCLZ1/tCLZ2/tCLZ	4S2	10ns (min.)
		5SR/5SI	10ns(min.)		-	-
		7LR/7LI	10ns(min.)		-	_
LB#, UB# disable to low-Z	tBLZ	-	-	tBLZ	452	5ns (min.)
		5SR/5SI	5ns(min.)		-	-
		7LR/7LI	5ns (min.)		-	
Output enable to output in low-Z	tOLZ	-	-	tOLZ	4\$2	5ns(min.)
		5SR/5SI	5ns(min.)		-	-
		7LR/7LI	5ns (min.)		-	-
	tCHZ1/tCHZ2 tHZ	-	-	tCHZ1/tCHZ2/tCHZ	452	Ons(min.)/18ns(max.)
Chip deselect to output in		5SR/5SI	Ons(min.)/20ns(max.)		-	-
high-Z		7LR/7LI	Ons(min.)/25ns(max.)		-	-
LB#, UB# disable to high-	tBHZ	-	-	tBHZ	4\$2	Ons(min.)/18ns(max.)
		5SR/5SI	Ons (min.)/20ns (max.)		-	-
		7LR/7LI	Ons(min.)/25ns(max.)		-	-
Output disable to output in high-Z	tOHZ	-	-	tOHZ	4S2	Ons(min.)/18ns(max.)
		5SR/5SI	Ons(min.)/20ns(max.)		-	-
		7LR/7LI	Ons(min.)/25ns(max.)		-	-
Write Cycle						1
ltem	Symbol	R1LV04**D series		Symbol	RMLV04**E series	
	-,			-,	14141	

ltem	Symbol	R1LV04**D series		Symbol	RMLV04**E series	
Write cycle time	tWC	-	-	tWC	452	45ns(min.)
		5SR/5SI	55ns(min.)		-	-
		7LR/7LI	70ns (min.)		-	-
Address valid to end of write	tAW	-	-	tAW	452	35ns(min.)
		5SR/5SI	50ns(min.)		-	-
		7LR/7LI	60ns(min.)		-	-
Chip select to end of write	tCW	-	-	tCW	452	35ns(min.)
		5SR/5SI	50ns(min.)		-	-
		7LR/7LI	60ns (min.)		-	-
	tWP	-	-	tWP	452	35ns(min.)
Write pulse width		5SR/5SI	40ns (min.)		-	-
		7LR/7LI	50ns(min.)		-	-
LB#, UB# valid to end of	tBW	-	-	tBW	452	35ns(min.)
· ·		5SR/5SI	50ns(min.)		-	-
write		7LR/7LI	55ns(min.)		-	-
	tAS	-	-	tAS	452	Ons (min.)
Address setup time		5SR/5SI	Ons (min.)		-	-
		7LR/7LI	Ons (min.)		-	-
	tWR	-	-	tWR	452	Ons (min.)
Write recovery time		5SR/5SI	Ons (min.)		-	-
		7LR/7LI	Ons (min.)		-	-
Data to write time	tDW	-	-	tDW	452	25ns(min.)
overlap		5SR/5SI	25ns(min.)		-	-
		7LR/7LI	30ns(min.)		-	-
	tDH	-	-	tDH	4S2	Ons (min.)
Data hold from write time		5SR/5SI	Ons (min.)		-	-
		7LR/7LI	Ons (min.)		-	-
Output enable from end	tOW	-	-	tOW	4S2	5ns (min.)
of write		5SR/5SI	5ns (min.)		-	-
of write		7LR/7LI	5ns (min.)		-	-
Output disable to output	tOHZ	-	-	tOHZ	4S2	Ons (min.)/18ns(max.)
in high-Z		5SR/5SI	Ons (min.)/20ns (max.)		-	-
		7LR/7LI	Ons (min.)/25 ns (max.)		-	-
	tWHZ	-	-	tWHZ	4S2	Ons (min.)/18ns(max.)
Write to output in high-Z		5SR/5SI	Ons (min.)/20ns (max.)		-	-
		7LR/7LI	Ons(min.)/25ns(max.)		-	-