

MOSFET - N-Channel, Shielded Gate, POWERTRENCH®

80 V, 60 A, 7.8 m Ω

FDMC008N08C

General Description

This N-Channel MV MOSFET is produced using **onsemi**'s advanced POWERTRENCH process that incorporates Shielded Gate technology. This process has been optimized to minimise on-state resistance and yet maintain superior switching performance with best in class soft body diode.

Features

- Shielded Gate MOSFET Technology
- Max $R_{DS(on)} = 7.8 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 21 \text{ A}$
- Max $R_{DS(on)} = 19.3 \text{ m}\Omega$ at $V_{GS} = 6 \text{ V}$, $I_D = 10 \text{ A}$
- 50% Lower Qrr Than Other MOSFET Suppliers
- Lowers Switching Noise/EMI
- MSL1 Robust Package Design
- 100% UIL tested
- Pb-Free, Halide Free and RoHS Compliant

Applications


- Primary DC-DC MOSFET
- Synchronous Rectifier in DC-DC and AC-DC
- Motor Drive
- Solar

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)


Symbol	Parameter	Value	Unit
V _{DS}	Drain to Source Voltage	80	V
V_{GS}	Gate to Source Voltage	±20	V
I _D	Drain Current: Continuous, $T_C = 25^{\circ}C$ (Note 5) Continuous, $T_C = 100^{\circ}C$ (Note 5) Continuous, $T_A = 25^{\circ}C$ (Note 1a) Pulsed (Note 4)	60 38 12 273	Α
E _{AS}	Single Pulse Avalanche Energy (Note 3)	150	mJ
P _D	P_D Power Dissipation: $T_C = 25^{\circ}C$ $T_A = 25^{\circ}C$ (Note 1a)		W
T _J , T _{STG}	T _{STG} Operating and Storage Junction Temperature Range		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

V _{DS}	R _{DS(ON)} MAX	I _D MAX
80 V	7.8 m Ω @ 10 V	60 A
	19.3 mΩ @ 6 V	



N-CHANNEL MOSFET



WDFN8 3.3 × 3.3, 0.65P (Power 33) CASE 483AW

MARKING DIAGRAM

ZXYYKK FDMC 008N08C O

Z = Assembly Plant Code

XYY = 3-Digit Date Code Format

KK = 2-Alphanumeric Lot Run

Traceability Code

FDMC008N08C = Specific Device Code

ORDERING INFORMATION

Device	Package	Shipping [†]
FDMC008N08C	WDFN8 (Pb-Free, Halide Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case	2.2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	53	

ELECTRIC	CAL CHARACTERISTICS (T _J = 25°C u	nless otherwise noted)				
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	80	-	-	V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C	_	51	-	mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 64 V, V _{GS} = 0 V	-	-	1	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20 V, V _{DS} = 0 V	-	-	100	nA
ON CHARA	CTERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 120 \mu A$	2.0	3.0	4.0	V
$\Delta V_{GS(th)} / \Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 120 μ A, referenced to 25°C	_	-8.4	-	mV/°C
R _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 21 A	_	6.3	7.8	mΩ
		V _{GS} = 6 V, I _D = 10 A	_	9.6	19.3	
		V _{GS} = 10 V, I _D = 21 A, T _J = 125°C	_	10.7	13.5	
9FS	Forward Transconductance	V _{DS} = 5 V, I _D = 21 A	_	50	-	S
DYNAMIC C	HARACTERISTICS	•	•	•		•
C _{iss}	Input Capacitance	V _{DS} = 40 V, V _{GS} = 0 V, f = 1 MHz	_	1535	2150	pF
C _{oss}	Output Capacitance		_	517	730	pF
C _{rss}	Reverse Transfer Capacitance		_	19	30	pF
R _g	Gate Resistance		0.1	0.4	0.8	Ω
SWITCHING	CHARACTERISTICS	•	•		-	
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 40 \text{ V}, I_D = 21 \text{ A}, V_{GS} = 10 \text{ V},$	-	12	22	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$	_	3	10	ns
t _{d(off)}	Turn-Off Delay Time		_	18	32	ns
t _f	Fall Time		_	3	10	ns
$Q_{g)}$	Total Gate Charge	$V_{GS} = 0$ V to 10 V, $V_{DD} = 40$ V, $I_D = 21$ A	-	21	29	nC
		V_{GS} = 0 V to 6 V, V_{DD} = 40 V, I_D = 21 A	-	13	18	nC
Q _{gs}	Gate to Source Charge	V _{DD} = 40 V, I _D = 21 A	-	6.7	-	nC
Q _{gd}	Gate to Drain "Miller" Charge	V _{DD} = 40 V, I _D = 21 A	-	3.8	-	nC
Q _{oss}	Output Charge	V _{DD} = 40 V, V _{GS} = 0 V	-	28	-	nC
Q _{sync}	Total Gate Charge Sync.	V _{DS} = 0 V, I _D = 21 A	-	18	-	nC


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit		
DRAIN-SOU	DRAIN-SOURCE DIODE CHARACTERISTICS							
V_{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 2 A (Note 2)	_	0.7	1.2	V		
		V _{GS} = 0 V, I _S = 21 A (Note 2)	_	0.8	1.3	1		
t _{rr}	Reverse Recovery Time	I _F = 10 A, di/dt = 300 A/μs	_	19	30	ns		
Q _{rr}	Reverse Recovery Charge		_	27	44	nC		
t _{rr}	Reverse Recovery Time	I _F = 10 A, di/dt = 1000 A/μs	-	15	23	ns		
Q _{rr}	Reverse Recovery Charge		_	65	105	nC		


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta CA}$ is determined by the user's board design.



a) 53°C/W when mounted on a 1 in² pad of 2 oz copper.



b) 125°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
- 3. E_{AS} of 150 mJ is based on starting T_J = 25°C; L = 3 mH, I_{AS} = 10 A, V_{DD} = 10 V, V_{GS} = 80 V, 100% test at L = 0.1 mH, I_{AS} = 33 A. 4. Pulsed Id please refer to Fig 11 SOA graph for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

TYPICAL CHARACTERISTICS

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$




Figure 1. On-Region Characteristics




Figure 2. Normalized On–Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On–Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability





Figure 11. Forward Bias Safe Operating Area



V_{DS}, Drain to Source voltage (V)

Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (CONTINUED)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$




Figure 13. Junction-to-Case Transient Thermal Response Curve

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





WDFN8 3.3X3.3, 0.65PCASE 483AW ISSUE A


DATE 10 SEP 2019

NOTES:


- 1. CONTROLLING DIMENSION: MILLIMETERS.
- 2. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. 'A1' IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.









FRONT VIEW





BOTTOM VIEW

LAND PATTERN RECOMMENDATION*



*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXX AYWW XXXX = Specific Device Code A = Assembly Location

Y = Year

WW = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13672G	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3.3X3.3, 0.65P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales