

MOSFET – P-Channel, QFET[®] -500 V, 4.9 Ω , -2.1 A

FQD3P50

Description

This P-Channel enhancement mode power MOSFET is produced using ON Semiconductor's proprietary planar stripe and DMOS technology. This advanced MOSFET technology has been especially tailored to reduce on-state resistance, and to provide superior switching performance and high avalanche energy strength. These devices are suitable for switched mode power supplies, active power factor correction (PFC), and electronic lamp ballasts.

Features

- -2.1 A, -500 V, $R_{DS(on)} = 4.9 \Omega$ (Max.) @ $V_{GS} = -10 \text{ V}$, $I_D = -1.05 \text{ A}$
- Low Gate Charge (Typ. 18 nC)
- Low Crss (Typ. 9.5 pF)
- 100% Avalanche Tested
- These Devices are Pb-Free and are RoHS Compliant


ABSOLUTE MAXIMUM RATINGS (T_C = 20°C unless otherwise noted)

Symbol	Parameter	Value	Unit
V _{DSS}	Drain-Source Voltage	-500	V
I _D	Drain Current - Continuous (T _C = 25°C) - Continuous (T _C = 100°C)	-2.1 -1.33	А
I _{DM}	Drain Current - Pulsed (Note 1)	-8.4	Α
V_{GSS}	Gate-Source Voltage	±30	V
E _{AS}	Single Pulsed Avalanche Energy (Note 2)	250	mJ
I _{AR}	Avalanche Current (Note 1)	-2.1	Α
E _{AR}	Repetitive Avalanche Energy (Note 1)	5.0	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	-4.5	V/ns
P_{D}	Power Dissipation (T _A = 25°C) (Note 4)	2.5	W
	Power Dissipation (T _C = 25°C) – Derate above 25°C	50 0.4	W W/°C
T _J , T _{STG}	T _J , T _{STG} Operating and Storage Temperature Range		°C
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. L = 102 mH, $I_{AS} = -2.1$ A, $V_{DD} = -50$ V, $R_{G} = 25 \Omega$, Starting $T_{J} = 25^{\circ}$ C.
- 3. $I_{SD} \le -2.7$ A, di/dt ≤ 200 A/ms, $V_{DD} \le BV_{DSS}$, Starting $T_J = 25^{\circ}C$.
- 4. When mounted on the minimum pad size recommended (PCB Mount).


1



DPAK3 CASE 369AS



MARKING DIAGRAM



\$Y = ON Semiconductor Logo

&Z = Assembly Code

&3 = Date Code (Year and Week)

&K = Lot Code

FQD3P50 = Specific Device Code

ORDERING INFORMATION

Device	Package	Shipping [†]		
FQD3P50	DPAK3 (Pb-Free)	2,500 / Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Symbol	Parameter	FQD3P50	Unit
Rejc	Thermal Resistance, Junction-to-Case, Max.	2.5	°C/W
RθJA	Thermal Resistance, Junction-to-Ambient, Max. (Note 5)	50	°C/W
Reja	Thermal Resistance, Junction-to-Ambient, Max.	110	°C/W

^{5.} When mounted on the minimum pad size recommended (PCB Mount).

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Symbol	Characteristic	Test Conditions	Min	Тур	Max	Unit
OFF CHARAC	CTERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \text{ mA}$	-500	-	-	V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I _D = −250 mA, Referenced to 25°C	-	0.42	-	V/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -500 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	-1	μΑ
		$V_{DS} = -400 \text{ V}, T_{C} = 125^{\circ}\text{C}$	-	-	-10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	-100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = 30 V, V _{DS} = 0 V	-	-	100	nA
ON CHARACT	TERISTICS					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = -250$ mA	-3.0	-	-5.0	٧
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = -10 \text{ V}, I_D = -1.05 \text{ A}$	-	3.9	4.9	Ω
9FS	Forward Transconductance	$V_{DS} = -50 \text{ V}, I_D = -1.05 \text{ A}$	-	2.1	-	S
DYNAMIC CH	ARACTERISTICS			•	•	
C _{iss}	Input Capacitance	$V_{DS} = -25 \text{ V}, V_{GS} = 0 \text{ V},$	-	510	660	pF
C _{oss}	Output Capacitance	f = 1.0 MHz	-	70	90	pF
C _{rss}	Reverse Transfer Capacitance		-	9.5	12	pF
SWITCHING (CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -250 \text{ V}, I_D = -2.7 \text{ A},$	_	12	35	ns
t _r	Turn-On Rise Time	$R_G = 25 \Omega$ (Note 6)	-	56	120	ns
$t_{d(off)}$	Turn-Off Delay Time		-	35	80	ns
t _f	Turn-Off Fall Time		-	45	100	ns
Q_g	Total Gate Charge	$V_{DS} = -400 \text{ V}, I_D = -2.7 \text{ A},$	-	18	23	nC
Q_{gs}	Gate-Source Charge	V _{GS} = −10 V (Note 6)	-	3.6	-	nC
Q_{gd}	Gate-Drain Charge	, ,	-	9.2	-	nC
DRAIN-SOUF	RCE DIODE CHARACTERISTICS AND N	MAXIMUM RATINGS				
I _S	Maximum Continuous Drain-Source Diode Forward Current		-	-	-2.1	Α
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current		-	-	-8.4	Α
V_{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = -2.1 A	-	_	-5.0	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V, } I_S = -2.7 \text{ A,}$	-	270	-	ns
Q_{rr}	Reverse Recovery Charge	dl _F / dt = 100 A/ms	=	1.5	-	μС

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. Essentially independent of operating temperature.

TYPICAL PERFORMANCE CURVES




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.
Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variant vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

TYPICAL PERFORMANCE CURVES (CONTINUED)




Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs.
Temperature




Figure 9. Maximum Safe Operation Area

Figure 10. Maximum Drain Current vs.

Case Temperature




Figure 11. Transient Thermal Response Curve




Figure 12. Gate Charge Test Circuit & Waveform




Figure 13. Resistive Switching Test Circuit & Waveforms







Figure 14. Unclamped Inductive Switching Test Circuit & Waveforms










Figure 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

QFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

h3

3

-A

L3

Æ

L4





C

(z)

DPAK3 (TO-252 3 LD)CASE 369AS **ISSUE A**

DATE 28 SEP 2022


MILLIMETERS

NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE C, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- D) SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED
- CORNERS OR EDGE PROTRUSION.

 FOR DIODE PRODUCTS, L4 IS 0.25 MM MAX.

 F) DIMENSIONS ARE EXCLUSIVE OF BURRS,
- MOLD FLASH AND TIE BAR EXTRUSIONS.
- G) LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD TO228P991X239-3N.



DETAIL A (ROTATED -90°) SCALE: 12X


	MIN.	NOM.	MAX.
Α	2.18	2.29	2.39
A1	0.00	-	0.127
b	0.64	0.77	0.89
b2	0.76	0.95	1.14
b3	5.21	5.34	5.46
С	0.45	0.53	0.61
c2	0.45	0.52	0.58
D	5.97	6.10	6.22
D1	5.21	_	_
Е	6.35	6.54	6.73
E1	4.32	_	_
е	2.286 BSC		
e1	4.572 BSC		
Н	9.40	9.91	10.41
L	1.40	1.59	1.78
L1	2.90 REF		
12	0.51 BSC		


0.89


1.08

1.27

1.02







L4

GENERIC MARKING DIAGRAM*

XXXXXX XXXXXX **AYWWZZ**

XXXX = Specific Device Code

= Assembly Location Α

WW = Work Week

= Assembly Lot Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13810G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 (TO-252 3 LD)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales