

SN75LBC180A


SN65LBC180A

SLLS378D-MAY 2000-REVISED APRIL 2009

LOW-POWER DIFFERENTIAL LINE DRIVER AND RECEIVER PAIRS

FEATURES

- High-Speed Low-Power LinBICMOS[™] Circuitry Designed for Signaling Rates⁽¹⁾ of up to 30 Mbps
- **Bus-Pin ESD Protection 15 kV HBM**
- Low Disabled Supply-Current Requirements: **700 μA Maximum**
- **Designed for High-Speed Multipoint Data** Transmission Over Long Cables
- Common-Mode Voltage Range of –7 V to 12 V
- Low Supply Current: 15 mA Max .
- Compatible With ANSI Standard TIA/EIA-485-A and ISO 8482:1987(E)
- Positive and Negative Output Current Limiting
- **Driver Thermal Shutdown Protection**
- (1)Signaling rate by TIA/EIA-485-A definition restrict transition times to 30% of the bit duration, and much higher signaling rates may be achieved without this requirement as displayed in the TYPICAL CHARACTERISTICS of this device.



NC-No internal connection Pins 6 and 7 are connected together internally Pins 13 and 14 are connected together internally

8 INC

GND

7

DESCRIPTION

The SN65LBC180A and SN75LBC180A differential driver and receiver pairs are monolithic integrated circuits designed for bidirectional data communication over long cables that take on the characteristics of transmission lines. They are balanced, or differential, voltage mode devices that are compatible with ANSI standard TIA/EIA-485-A and ISO 8482:1987(E). The A version offers improved switching performance over its predecessors without sacrificing significantly more power.

These devices combine a differential line driver and differential input line receiver and operate from a single 5-V power supply. The driver differential outputs and the receiver differential inputs are connected to separate terminals for full-duplex operation and are designed to present minimum loading to the bus when powered off $(V_{CC} = 0)$. These parts feature wide positive and negative common-mode voltage ranges, making them suitable for point-to-point or multipoint data bus applications. The devices also provide positive and negative current limiting for protection from line fault conditions. The SN65LBC180A is characterized for operation from -40°C to 85°C, and the SN75LBC180A is characterized for operation from 0°C to 70°C.

	DRI	VER		RECEIVER					
INPUT	INPUT ENABLE D DE		PUTS	DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R			
D	DE	Y Z		V _{ID} ≥ 0.2 V	L	Н			
Н	н	Н	L	-0.2 V < V _{ID} < 0.2 V	L	?			
L	н	L	Н	$V_{ID} \le -0.2 V$	L	L			
Х	L	Z	Z	X	Н	Z			
OPEN	Н	Н	L	Open circuit	L	Н			

FUNCTION TABLE⁽¹⁾

(1) H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. LinBICMOS is a trademark of Texas Instruments.

SN65LBC180A SN75LBC180A


SLLS378D-MAY 2000-REVISED APRIL 2009






LOGIC SYMBOL⁽¹⁾

during storage or handling to prevent electrostatic damage to the MOS gates.



(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

LOGIC DIAGRAM (POSITIVE LOGIC)



AVAILABLE OPTIONS⁽¹⁾

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

	PACKAGE						
T _A	SMALL OUTLINE ⁽²⁾ (D)	PLASTIC DUAL-IN-LINE (N)					
0°C to 70°C	SN75LBC180AD	SN75LBC180AN					
-40°C to 85°C	SN65LBC180AD	SN65LBC180AN					

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.


(2) The D package is available taped and reeled. Add an R suffix to the part number (i.e., SN65LBC180ADR).



SN65LBC180A SN75LBC180A SLLS378D-MAY 2000-REVISED APRIL 2009

www.ti.com

SCHEMATICS OF INPUTS AND OUTPUTS



SN65LBC180A SN75LBC180A

SLLS378D-MAY 2000-REVISED APRIL 2009



www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			UNIT
V _{CC}	Supply voltage range ⁽²⁾		–0.3 V to 6 V
VI	Input voltage range	А, В	-10 V to 15 V
	Voltage range	D, R, DE, RE	–0.3 V to V _{CC} + 0.5 V
I _O	Receiver output current		±10 mA
	Continuous total power dissi	Internally limited	
	Total power dissipation		See Dissipation Rating Table
	Bus terminals and GND	HBM (Human Body Model) EIA/JESD22-A114 ⁽⁴⁾	±15 kV
ESD	All pins	HBM (Human Body Model) EIA/JESD22-A114 ⁽⁴⁾	±3 kV
E3D		MM (Machine Model) EIA/JESD22-A115	±400 V
		CDM (Charge Device Model) EIA/JESD22-C101	±1.5 kV

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND except for differential input or output voltages.

(3) The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature.

(4) Tested in accordance with MIL-STD-883C, Method 3015.7.

DISSIPATION RATINGS

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85℃ POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW
Ν	1150 mW	9.2 mW/°C	736 mW	598 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT	
V _{CC}	Supply voltage		4.75	5	5.25	V	
VIH	High-level input voltage	D, DE, and RE	2		V_{CC}	V	
VIL	Low-level input voltage	D, DE, and RE	0		0.8	V	
V _{ID}	Differential input voltage ⁽¹⁾		-12 ⁽²⁾		12	V	
Vo							
VI	Voltage at any bus terminal (separately or common mode)	A, B, Y, or Z	-7		12	V	
VIC							
		Y or Z	-60				
I _{OH}	High-level output current	R	-8			mA	
		Y or Z			60		
I _{OL}	Low-level output current	R			8	mA	
-		SN65LBC180A	-40		85		
T _A	Operating free-air temperature	SN75LBC180A	0		70	°C	

(1) Differential input/output bus voltage is measured at the noninverting terminal with respect to the inverting terminal.

(2) The algebraic convention, where the least positive (more negative) limit is designated minimum, is used in this data sheet.



DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IK}	Input clamp voltage	I _I = -18 mA		-1.5	-0.8		V	
		$R_1 = 54 \Omega$,	SN65LBC180A	1	1.5	3	V	
	Differential output valtere magnitude	See Figure 1	SN75LBC180A	1.1	1.5	3		
V _{OD}	Differential output voltage magnitude	$R_1 = 60 \Omega$,	SN65LBC180A	1	1.5	3	V	
		See Figure 2	SN75LBC180A	1.1	1.5	3	v	
Δ V _{OD}	Change in magnitude of differential output voltage ⁽²⁾	See Figure 1 and	Figure 2	-0.2		0.2	V	
V _{OC(ss)}	Steady-state common-mode output voltage	Coo Figure 1	1.8	2.4	2.8	V		
ΔV_{OC}	Change in steady-state common-mode output voltage ⁽²⁾	See Figure 1	-0.1		0.1	V		
I _O	Output current with power off	$V_{CC} = 0$,	$V_0 = -7$ V to 12 V	-10		10	μA	
I _{IH}	High-level input current	V _I = 2 V		-100			μA	
I _{IL}	Low-level input current	$V_{I} = 0.8 V$		-100			μA	
I _{OS}	Short-circuit output current	$-7 \text{ V} \leq \text{V}_{O} \leq 12 \text{ V}$		-250	±70	250	mA	
			Receiver disabled and driver enabled		5.5	9		
I _{CC}	Supply current	$V_I = 0 \text{ or } V_{CC},$ No load	Receiver disabled and driver disabled		0.5	1	mA	
			Receiver enabled and driver enabled		8.5	15		

(1) All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

(2) $\Delta | V_{OD} |$ and $\Delta | V_{OC} |$ are the changes in the steady-state magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		2	6	12	ns
t _{PHL}	Propagation delay time, high-to-low-level output		2	6	12	ns
t _{sk(p)}	Pulse skew(t _{PLH} - t _{PHL})	$R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 3		0.3	1	ns
t _r	Differential output signal rise time		4	7.5	11	ns
t _f	Differential output signal fall time		4	7.5	11	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output	$R_L = 110 \Omega$, See Figure 4		12	22	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	$R_L = 110 \Omega$, See Figure 5		12	22	ns
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output	$R_L = 110 \Omega$, See Figure 4		12	22	ns
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output	$R_L = 110 \Omega$, See Figure 5		12	22	ns

SLLS378D-MAY 2000-REVISED APRIL 2009



www.ti.com

RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	I _O = -8 mA				0.2	V
V _{IT-}	Negative-going input threshold voltage	I _O = 8 mA		-0.2			V
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT} –)				50		mV
VIK	Enable-input clamp voltage	I _I = -18 mA		-1.5	-0.8		V
V _{OH}	High-level output voltage	V _{ID} = 200 mV,	$I_{OH} = -8 \text{ mA}$	4	4.9		V
V _{OL}	Low-level output voltage	V _{ID} = -200 mV	/, I _{OL} = 8 mA		0.1	0.8	V
I _{OZ}	High-impedance-state output current	$V_0 = 0 V \text{ to } V_0$	C	-1		1	μΑ
I _{IH}	High-level enable-input current	V _{IH} = 2.4 V		-100			μΑ
IIL	Low-level enable-input current	V _{IL} = 0.4 V		-100			μA
		V _I = 12 V, V _{CC} = 5 V			0.4	1	
	Due inclut compat	$V_{I} = 12 V,$ $V_{CC} = 0$			0.5	1	
I,	Bus input current	$V_{I} = -7 V,$ $V_{CC} = 5 V$	Other input at 0 V	-0.8	-0.4		mA
		$V_{I} = -7 V,$ $V_{CC} = 0$		-0.8	-0.3		
			Receiver enabled and driver disabled		4.5	7.5	
I _{CC}	Supply current	$V_{I} = 0$ or V_{CC} , No load	Receiver disabled and driver disabled		0.5	1	mA
		110 1000	Receiver enabled and driver enabled		8.5	15	

(1) All typical values are at $V_{CC} = 5$ V and $T_A = 25^{\circ}C$.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		7	13	20	ns
t _{PHL}	Propagation delay time, high-to-low-level output	$-V_{ID} = -1.5$ V to 1.5 V, See Figure 7	7	13	20	ns
t _{sk(p)}	Pulse skew (t _{PHL} – t _{PLH})	$v_{\text{ID}} = -1.5$ v to 1.5 v, See Figure 7		0.5	1.5	ns
t _r	Output signal rise time	_		2.1	3.3	ns
t _f	Output signal fall time	See Figure 7		2.1	3.3	ns
t _{PZH}	Output enable time to high level			30	45	ns
t _{PZL}	Output enable time to low level			30	45	ns
t _{PHZ}	Output disable time from high level	- C _L = 10 pF, See Figure 8		20	40	ns
t _{PLZ}	Output disable time from low level			20	40	ns

PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver V_{OD} and V_{OC}



PARAMETER MEASUREMENT INFORMATION (continued)








- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6 ns, Z₀ = 50 Ω .
- B. C_L includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6 ns, Z₀ = 50 Ω .
- B. C_L includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)



A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .

B. C_{L} includes probe and jig capacitance.

Figure 5. Driver Test Circuit and Voltage Waveforms





Figure 6. Receiver V_{OH} and V_{OL}




TEST CIRCUIT

VOLTAGE WAVEFORMS

- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
- B. C_L includes probe and jig capacitance.

Figure 7. Receiver Test Circuit and Voltage Waveforms






VOLTAGE WAVEFORMS

- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, $t_r \le 6$ ns, $t_f \le 6$ ns, $Z_O = 50 \Omega$.
- B. C_L includes probe and jig capacitance.

Figure 8. Receiver Output Enable and Disable Times






TYPICAL CHARACTERISTICS

Figure 9. Typical Waveform of Nonreturn-to-Zero (NRZ), Pseudorandom Binary Sequence (PRBS) Data at 100 Mbps Through 15m, of CAT 5 Unshielded Twisted Pair (UTP) Cable

TIA/EIA-485-A defines a maximum signaling rate as that in which the transition time of the voltage transition of a logic-state change remains less than or equal to 30% of the bit length. Transition times of greater length perform quite well even though they do not meet the standard by definition.



TYPICAL CHARACTERISTICS (continued)




SN65LBC180A SN75LBC180A SLLS378D-MAY 2000-REVISED APRIL 2009




www.ti.com

TYPICAL CHARACTERISTICS (continued)





APPLICATION INFORMATION



A. The line should be terminated at both ends in its characteristic impedance ($R_T = Z_0$). Stub lengths off the main line should be kept as short as possible. One SN65LBC180A typically represents less than one unit load.

Figure 16. Typical Application Circuit

Revision History



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(1)		2.2			(2)	(6)	(3)		(4/3)	
SN65LBC180AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BL180A	Samples
SN65LBC180ADG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BL180A	Samples
SN65LBC180ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BL180A	Samples
SN65LBC180AN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	65LBC180A	Samples
SN75LBC180AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LB180A	Samples
SN75LBC180ADG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LB180A	Samples
SN75LBC180ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LB180A	Samples
SN75LBC180ADRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LB180A	Samples
SN75LBC180AN	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	75LBC180A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC180ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN75LBC180ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LBC180ADR	SOIC	D	14	2500	340.5	336.1	32.0
SN75LBC180ADR	SOIC	D	14	2500	340.5	336.1	32.0



TUBE



*All	dimensions	are	nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN65LBC180AD	D	SOIC	14	50	507	8	3940	4.32
SN65LBC180ADG4	D	SOIC	14	50	507	8	3940	4.32
SN65LBC180AN	N	PDIP	14	25	506	13.97	11230	4.32
SN75LBC180AD	D	SOIC	14	50	507	8	3940	4.32
SN75LBC180ADG4	D	SOIC	14	50	507	8	3940	4.32
SN75LBC180AN	N	PDIP	14	25	506	13.97	11230	4.32

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated