PCN Number:			20190513002			<b>PCN Date:</b>	N	May 14, 2019			
Title: Datasheet for ADS54J60				54J60							
Customer Contact: PCN Ma			Manag	<u>anager</u>				Dept:		Quality Services	
Cha	ange	Type:									
	Asse	embly Site				Design				Wafer	Bump Site
	Asse	embly Process			$\boxtimes$	Data Shee	et			Wafer	Bump Material
	Asse	embly Materia	ls			Part numb	per change			Wafer	Bump Process
	Mec	hanical Specif	ication			Test Site				Wafer	Fab Site
	Pack	king/Shipping/	/Labeli	ng		Test Proce	ess			Wafer	Fab Materials
										Wafer	Fab Process
	Notification Details										

## **Description of Change:**

Texas Instruments Incorporated is announcing an information only notification.

The product datasheet(s) is being updated as summarized below.

The following change history provides further details.



ADS54J60

SBAS706D - APRIL 2015-REVISED APRIL 2019

Changes from Revision C (January 2017) to Revision D	Page
Changed FFT for 170-MHz Input Signal figure	1
Changed the description of the CLKINM, CLKINP, SYSREFM, SYSREFP, and PDN pins in Pin Functions table	6
Changed typical values across parameters in AC Characteristics table	9
Changed value of A <sub>IN</sub> from -1 dBFS to -3 dBFS in 470 MHz test condition across all parameters in AC Characteristics table	9
Added ENOB parameter to AC Characteristics table	11
Changed the first footnote in Timing Characteristics table	13
Changed the typical value of FOVR latency from 18 + 4 ns to 18 in Timing Characteristics table	13
Changed parameter name from t <sub>PD</sub> to t <sub>PDI</sub> in <i>Timing Characteristics</i> table	13
Changed FFT for 170-MHz Input Signal figure	1
Changed FFT for 470-MHz Input Signal at -3 dBFS figure, title, and conditions	10
Changed conditions of FFT for 720-MHz Input Signal at -6 dBFS figure	10
Changed Spurious-Free Dynamic Range vs Input Frequency figure	1
Changed DDC Block figure	2
Deleted register address 53 from Register Address for Power-Down Modes table	3
Added last sentence to Step 4 in Serial Register Readout: Analog Bank section	30
Added last sentence to Step 4 in Serial Register Readout: JESD Bank section	3
Added SDOUT Timing Diagram figure	3
Deleted unrelated patterns in in JESD204B Test Patterns section	4
Changed Serial Interface Registers figure	4
Added register addresses 1h and 2h and their descriptions to GENERAL REGISTERS in Register Map section	4
Changed the name of MASTER PAGE (80h) to MASTER PAGE (ANALOG BANK PAGE SEL= 80h in Register Map table	
Changed register 53h and 54h, and their descriptions to MASTER PAGE (ANALOG BANK PAGE SEL = 80h) in	

	Register Map section			46	
	Changed the name of ADC PAGE (0Fh) to ADC				
	Changed the name of MAIN DIGITAL PAGE (6800h) to MAIN DIGITAL PAGE (JESD BANK PAGE SEL=6800h) in Register Map table				
	Changed bit 5, register 4E of MAIN DIGITAL PA	GE (JESD BANK PAGE SEL = 680	Oh) from 0 to IMPROVE IL		
	PERF     Changed the name of JESD DIGITAL PAGE (6900h) to JESD DIGITAL PAGE (JESD BANK PAGE SEL=6900h) in Register Map table				
	Changed the name of JESD ANALOG PAGE (6) in Register Map table	A00h) to JESD ANALOG PAGE (JE	SD BANK PAGE SEL=6A00h)		
	Changed bit 1, register 12 of JESD ANALOG PA				
	Changed bit 1, register 12 of 3E3D ANALOGY A  Changed bits 5 and 3, register 17 of JESD ANAL  PDN 1 and from 0 to LANE PDN 0 respectively.	LOG PAGE (JESD BANK PAGE SE	L = 6A00h) from 0 to LANE		
	Added OFFSET READ Page and OFFSET LOAD				
	Added ADS54J60 Access Type Codes table, del				
	Added register 1h and 2h to Register Description				
	Changed description of Registers 3h and 4h (add				
	Changed description of bit 0 in Register 4Fh (add				
	Changed the description of registers 53h and 54				
	Changed 9.5 dB to 12 dB in description of bits 6-				
	Changed bit 5 from 0 the IMPROVE IL PERF an			58	
	(address = 4Eh), Main Digital Page (6800h)			61	
	Changed bit 1 from 0 to ALWAYS WRITE 1 in R				
	Changed bit 1 from ALWAYS WRITE 1 to 0 in re				
٠	Added x (where x = 0, 2, or 3) to bits 7-2 in Register 13h-15h Field Descriptions table of Registers 13h-15h (address = 13h-15h), JESD Analog Page (6A00h)				
٠	Changed bit 6 from W to R/W, bit 5 from 0 to LA PDN 0 and from W to R/W in Register 17h bit re(6A00h)	NE PDN 1 and from W to R/W, and gister table of Register 17h (address	changed bit 3 from 0 to LANE s = 17h), JESD Analog Page		
٠	Changed bits 5-0 of Register 17h Field Description (6A00h)	ons table in Register 17h (address =	= 17h), JESD Analog Page		
	Added Offset Read Page Register and Offset Lo	ad Page Register sections to Regis	ter Descriptions section	72	
	Added DC Offset Correction Block in the ADS54	J60 section		78	
	Changed ±512 codes to ±1024 codes in DC Offs	set Correction Block in the ADS54J6	0 section	78	
	Added Idle Channel Histogram section			82	
	Added transformer TC1-1-13M+ to Transformer-	Coupled Circuits section		84	
	Added note to Layout Guidelines section			87	
	e datasheet number will be changing.				
De	evice Family	Change From:	Change To:		
Αſ	DS54J60	SBAS706C	SBAS706D		
The	ese changes may be reviewed at the c	latasheet links provided			
	•	attastreet miks provided.			
htt	p://www.ti.com/product/ADS54J60				
Re	ason for Change:				
	describe device operation correctly				
	· · · · · · · · · · · · · · · · · · ·	ction Quality or Reliabil	ity (nositive / negativ	e).	
No	Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):  No anticipated impact. This is a specification change announcement only. There are no changes				
	to the actual device.  Changes to product identification resulting from this PCN:				
		Jailing Holli tills FCH.			
Noi					
Pro	oduct Affected:				

ADSSTRUIT ADSSTRUIT		ADS54J60IRMP	ADS54J60IRMPT			٦
---------------------	--	--------------	---------------	--	--	---

For questions regarding this notice, e-mails can be sent to the contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
WW PCN Team	PCN www admin_team@list.ti.com