TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS218C

February 1998 - Revised October 2003

Features

- Center Frequency of 18MHz (Typ) at $V_{CC} = 5V$, Minimum Center Frequency of 12MHz at $V_{CC} = 4.5V$
- Choice of Two Phase Comparators
 - Exclusive-OR
 - Edge-Triggered JK Flip-Flop
- Excellent VCO Frequency Linearity
- VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption
- Minimal Frequency Drift
- · Zero Voltage Offset Due to Op-Amp Buffer
- Operating Power-Supply Voltage Range
- Fanout (Over Temperature Range)
 - Standard Outputs..... 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, IJ \leq 1 μA at V_OL, V_OH

Applications

- FM Modulation and Demodulation
- Frequency Synthesis and Multiplication
- Frequency Discrimination
- Tone Decoding
- Data Synchronization and Conditioning
- Voltage-to-Frequency Conversion
- Motor-Speed Control
- Related Literature
 - AN8823, CMOS Phase-Locked-Loop Application Using the CD74HC/HCT7046A and CD74HC/HCT7046A

CD74HC7046A, CD74HCT7046A

Phase-Locked Loop with VCO and Lock Detector

Description

The CD74HC7046A and CD74HCT7046A high-speed silicon-gate CMOS devices, specified in compliance with JEDEC Standard No. 7A, are phase-locked-loop (PLL) circuits that contain a linear voltage-controlled oscillator (VCO), two-phase comparators (PC1, PC2), and a lock detector. A signal input and a comparator input are common to each comparator. The lock detector gives a HIGH level at pin 1 (LD) when the PLL is locked. The lock detector capacitor must be connected between pin 15 (C_{LD}) and pin 8 (Gnd). For a frequency range of 100kHz to 10MHz, the lock detector capacitor should be 1000pF to 10pF, respectively.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the 7046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.


Ordering Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE
CD74HC7046AE	-55 to 125	16 Ld PDIP
CD74HC7046AM	-55 to 125	16 Ld SOIC
CD74HC7046AMT	-55 to 125	16 Ld SOIC
CD74HC7046AM96	-55 to 125	16 Ld SOIC
CD74HCT7046AE	-55 to 125	16 Ld PDIP
CD74HCT7046AM	-55 to 125	16 Ld SOIC
CD74HCT7046AMT	-55 to 125	16 Ld SOIC
CD74HCT7046AM96	-55 to 125	16 Ld SOIC

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

Copyright © 2003, Texas Instruments Incorporated



Pin Descriptions

PIN NO.	SYMBOL	NAME AND FUNCTION
1	LD	Lock Detector Output (Active High)
2	PC1 _{OUT}	Phase Comparator 1 Output
3	COMPIN	Comparator Input
4	VCO _{OUT}	VCO Output
5	INH	Inhibit Input
6	C1 _A	Capacitor C1 Connection A
7	C1 _B	Capacitor C1 Connection B
8	Gnd	Ground (0V)
9	VCOIN	VCO Input
10	DEMOUT	Demodulator Output
11	R ₁	Resistor R1 Connection
12	R ₂	Resistor R2 Connection
13	PC2 _{OUT}	Phase Comparator 2 Output
14	SIG _{IN}	Signal Input
15	C _{LD}	Lock Detector Capacitor Input
16	V _{CC}	Positive Supply Voltage

General Description

vco

The VCO requires one external capacitor C1 (between C1_A and C1_B) and one external resistor R1 (between R1 and Gnd) or two external resistors R1 and R2 (between R1 and Gnd, and R2 and Gnd). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required. See logic diagram, Figure 1.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEMOUT). In contrast to conventional techniques where the DEMOUT voltage is one threshold voltage lower than the VCO input voltage, here the DEMOUT voltage equals that of the VCO input. If DEMOUT is used, a load resistor (R_S) should be connected from DEM_{OUT} to Gnd; if unused, DEMOUT should be left open. The VCO output (VCO_{OUT}) can be connected directly to the comparator input (COMPIN), or connected via a frequency-divider. The VCO output signal has a specified duty factor of 50%. A LOW level at the inhibit input (INH) enables the VCO, while a HIGH level disables the VCO to minimize standby power consumption.

Phase Comparators

The signal input (SIG_{IN}) can be directly coupled to the selfbiasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels, Capacitive coupling is required for signals with smaller swings.

Phase Comparator 1 (PC1)

This is an Exclusive-OR network. The signal and comparator input frequencies (f_i) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple ($f_r = 2f_i$) is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/\pi) (\phi_{SIGIN} - \phi_{COMPIN})$ where V_{DEMOUT} is the demodulator output at pin 10; $V_{DEMOUT} = V_{PC1OUT}$ (via low-pass filter).

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 (V_{DEMOUT}), is the resultant of the phase differences of signals (SIG_{IN}) and the comparator input (COMP_{IN}) as shown in Figure 2. The average of V_{DEM} is equal to 1/2 V_{CC} when there is no signal or noise at SIG_{IN}, and with this input the VCO oscillates at the center frequency (f_0). Typical waveforms for the PC1 loop locked at f_0 shown in Figure 3.

The frequency capture range $(2f_c)$ is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range $(2f_L)$ is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock behavior even with very noisy input signals. Typical of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO center frequency.

Phase Comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIGIN and COMP_{IN} are not important. PC2 comprises two D-type flip-flops, control-gating and a three-state output stage. The circuit functions as an up-down counter (Figure 1) where SIG_{IN} causes an up-count and COMP_{IN} a down-count. The transfer function of PC2, assuming ripple ($f_r = f_i$) is suppressed, is:

 $V_{DEMOUT} = (V_{CC}/4\pi) (\phi_{SIGN} - \phi_{COMPIN})$ where V_{DEMOUT} is the demodulator output at pin 10; $V_{DEMOUT} = V_{PC2OUT}$ (via low-pass filter).

The average output voltage from PC2, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 (V_{DEMOUT}), is the resultant of the phase differences of SIG_{IN} and COMP_{IN} as shown in Figure 4. Typical waveforms for the PC2 loop locked at f_o are shown in Figure 5.

When the frequencies of SIG_{IN} and COMP_{IN} are equal but the phase of SIG_{IN} leads that of COMP_{IN}, the p-type output driver at PC2_{OUT} is held "ON" for a time corresponding to the phase differences (ϕ_{DEMOUT}). When the phase of SIG_{IN} lags that of COMP_{IN}, the n-type driver is held "ON".

When the frequency of SIG_{IN} is higher than that of COMP_{IN}, the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n-type and p-type drivers are "OFF" (three-state). If the SIG_{IN} fre-

quency is lower than the COMP_{IN} frequency, then it is the ntype driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to $PC2_{OUT}$ varies until the signal and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in three-state and the VCO input at pin 9 is a high impedance.

Thus, for PC2, no phase difference exists between SIG_{IN} and COMP_{IN} over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p-type and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIG_{IN}, the VCO adjusts, via PC2, to its lowest frequency.

Lock Detector Theory of Operation

Detection of a locked condition is accomplished by a NOR gate and an envelope detector as shown in Figure 6. When the PLL is in Lock, the output of the NOR gate is High and the lock detector output (Pin 1) is at a constant high level. As the loop tracks the signal on Pin 14 (signal in), the NOR gate outputs pulses whose widths represent the phase differences between the VCO and the input signal. The time between pulses will be approximately equal to the time constant of the VCO center frequency. During the rise time of the pulse, the diode across the 1.5k Ω resistor is forward

biased and the time constant in the path that charges the lock detector capacitor is T = $(150\Omega \times C_{LD})$.

During the fall time of the pulse the capacitor discharges through the $1.5k\Omega$ and the 150Ω resistors and the channel resistance of the n-device of the NOR gate to ground (T = $(1.5k\Omega + 150\Omega + \text{Rn-channel}) \times C_{LD}$).

The waveform preset at the capacitor resembles a sawtooth as shown in Figure 7. The lock detector capacitor value is determined by the VCO center frequency. The typical range of capacitor for a frequency of 10MHz is about 10pF and for a frequency of 100kHz is about 1000pF. The chart in Figure 8 can be used to select the proper lock detector capacitor value. As long as the loop remains locked and tracking, the level of the sawtooth will not go below the switching threshold of the Schmitt-trigger inverter. If the loop breaks lock, the width of the error pulse will be wide enough to allow the sawtooth waveform to go below threshold and a level change at the output of the Schmitt trigger will indicate a loss of lock, as shown in Figure 9. The lock detector capacitor also acts to filter out small glitches that can occur when the loop is either seeking or losing lock.

Note: When using phase comparator 1, the detector will only indicate a lock condition on the fundamental frequency and not on the harmonics, which PC1 will also lock on. If a detection of lock is needed over the harmonic locking range of PC1, then the lock detector output must be OR-ed with the output of PC1.




FIGURE 2. PHASE COMPARATOR 1: AVERAGE OUTPUT VOLTAGE vs INPUT PHASE DIFFERENCE: $V_{DEMOUT} = V_{PC10UT} = (V_{CC}/\pi) (\phi_{SIGIN} - \phi_{COM-PIN}); \phi_{DEMOUT} = (\phi_{SIGIN} - \phi_{COMPIN})$






FIGURE 3. TYPICAL WAVEFORMS FOR PLL USING PHASE COMPARATOR 1, LOOP LOCKED AT $f_{\rm o}$










FIGURE 9. WAVEFORM PRESENT AT LOCK DETECTOR CAPACITOR WHEN UNLOCKED

Absolute Maximum Ratings

DC Supply Voltage, V _{CC}
DC Input Diode Current, I _{IK}
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ ±20mA
DC Output Diode Current, I _{OK}
For $V_0 < -0.5V$ or $V_0 > V_{CC} + 0.5V$
DC Output Source or Sink Current per Output Pin, IO
For $V_{O} > -0.5V$ or $V_{O} < V_{CC} + 0.5V$
DC V _{CC} or Ground Current, I _{CC} ±50mA

Operating Conditions

Temperature Range, T _A
Supply Voltage Range, V _{CC}
HC Types2V to 6V
HCT Types4.5V to 5.5V
DC Input or Output Voltage, V _I , V _O 0V to V _{CC}
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

Thermal Information

Thermal Resistance (Typical, Note 1)	θ _{JA} (^o C/W)
E (PDIP) Package	. 67
M (SOIC) Package	. 73
Maximum Junction Temperature	150 ⁰ C
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s) (SOIC - Lead Tips Only)	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

		TE: CONDI	-	v _{cc}		25 ⁰ C		-40 ^o C 1	O 85°C	-55°C T	O 125 ⁰ C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES		-	-		-					-		
VCO SECTION												
INH High Level Input	VIH	-	-	3	2.1	-	-	2.1	-	2.1	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
INH Low Level Input	V _{IL}	-	-	3	-	-	0.9	-	0.9	-	0.9	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
VCO _{OUT} High Level	VOH	V _{IH} or V _{IL}	-0.02	3	2.9	-	-	2.9	-	2.9	-	V
Output Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
CINCS LOADS			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
VCO _{OUT} High Level	1		-	-	-	-	-	-	-	-	-	V
Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
TTE LOAUS			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
VCO _{OUT} Low Level	V _{OL}	V _{IH} or V _{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Output Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
CINOS LOAUS			0.02	6	-	-	0.1	-	0.1	-	0.1	V
VCO _{OUT} Low Level	1		-	-	-	-	-	-	-	-	-	V
Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
			5.2	6	-	-	0.26	-	0.33	-	0.4	V
C1A, C1B Low Level	V _{OL}	V _{IL} or	4	4.5	-	-	0.40	-	0.47	-	0.54	V
Output Voltage (Test Purposes Only)		V _{OL}	5.2	6	-	-	0.40	-	0.47	-	0.54	V

DC Electrical Specifications (Continued)

		TES CONDI	-	Vee	25 ⁰ C			-40°C 1	О 85 ⁰ С	-55°C T		
PARAMETER	SYMBOL	V ₁ (V)	I _O (mA)	V _{CC} (V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	
INH VCO _{IN} Input Leakage Current	II	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μA
R1 Range (Note 2)	-	-	-	4.5	3	-	-	-	-	-	-	kΩ
R2 Range (Note 2)	-	-	-	4.5	3	-	-	-	-	-	-	kΩ
C1 Capacitance	-	-	-	3	-	-	No	-	-	-	-	pF
Range				4.5	40	-	Limit	-	-	-	-	pF
				6	-	-	1	-	-	-	-	pF
VCO _{IN} Operating	-	Over the		3	1.1	-	1.9	-	-	-	-	V
Voltage Range		specified f		4.5	1.1	-	3.2	-	-	-	-	V
		8, and 3 (Note	35 - 38	6	1.1	-	4.6	-	-	-	-	V
PHASE COMPARATO	R SECTIO	N										
SIG _{IN} , COMP _{IN}	VIH	-	-	2	1.5	-	-	1.5	-	1.5	-	V
DC Coupled High-Level Input				4.5	3.15	-	-	3.15	-	3.15	-	V
Voltage				6	4.2	-	-	4.2	-	4.2	-	V
SIG _{IN} , COMP _{IN}	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V
DC Coupled Low-Level Input				4.5	-	-	1.35	-	1.35	-	1.35	V
Voltage				6	-	-	1.8	-	1.8	-	1.8	V
LD, PCn _{OUT} High-	V _{OH}	V _{IL} or V _{IH}	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Level Output Voltage CMOS Loads				4.5	4.4	-	-	4.4	-	4.4	-	V
CINOS LOADS				6	5.9	-	-	5.9	-	5.9	-	V
LD, PCn _{OUT} High-	V _{OH}	V _{IL} or V _{IH}	-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Level Output Voltage TTL Loads			-5.2	6	5.48	-	-	5.34	-	5.2	-	V
LD, PCn _{OUT} Low- Level Output Voltage	V _{OL}	V_{IL} or V_{IH}	0.02	2	-	-	0.1	-	0.1	-		V
CMOS Loads				4.5	-	-	0.1	-	0.1	-	-	V
				6	-	-	0.1	-	0.1	-		V
LD, PCn _{OUT} Low- Level Output Voltage	V _{OL}	V _{IL} or V _{IH}	4	4.5	-	-	0.26	-	0.33	-	-	V
TTL Loads			5.2	6	-	-	0.26	-	0.33	-	0.4	V
SIG _{IN} , COMP _{IN} Input	Ц	V _{CC} or	-	2	-	-	±3	-	±4	-	±5	μΑ
Leakage Current		GND		3	-	-	±7	-	±9	-	±11	μΑ
				4.5	-	-	±18	-	±23	-	±29	μΑ
				6	-	-	±30	-	±38	-	±45	μA
PC2 _{OUT} Three-State Off-State Current	l _{oz}	V _{IL} or V _{IH}	-	6	-	-	±0.5	-	±5	-	±10	μA
SIG _{IN} , COMP _{IN} Input	RI	V _I at Se		3	-	800	-	-	-	-	-	kΩ
Resistance		Operatio ΔV _I =		4.5	-	250	-	-	-	-	-	kΩ
		See Fig		6	-	150	-	-	-	-	-	kΩ
DEMODULATOR SEC	TION				-	-	-	-		-	-	-
Resistor Range	R _S	at R _S >		3	10	-	300	-	-	-	-	kΩ
		Leakage Can Infl		4.5	10	-	300	-	-	-	-	kΩ
		V _{DEM}		6	10	-	300	-	-	-	±1 - - - - - - - - - - - - -	kΩ

		TES CONDIT		v		25 ⁰ C		-40°C 1	ГО 85 ⁰ С	-55 ⁰ С Т	O 125°C	
PARAMETER	SYMBOL	V ₁ (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Offset Voltage VCO _{IN}	V _{OFF}	$V_{I} = V_{VO}$	-	3	-	±30	-	-	-	-	-	mV
to V _{DEM}		$\frac{V_{CC}}{2}$		4.5	-	±20	-	-	-	-	-	mV
		Values tal R _S Ra See Fig	ange	6	-	±10	-	-	-	-	-	mV
Dynamic Output	R _O	VDEMC	DUT =	3	-	25	-	-	-	-	-	Ω
Resistance at DEM _{OUT}		V _{CC}		4.5	-	25	-	-	-	-	-	Ω
001				6	-	25	-	-	-	-	-	Ω
Quiescent Device Current	ICC	Pins 3, 5 at V _{CC} F GND, I _I a and 14 exclu	Pin 9 at t Pins 3 to be	6	-	-	8	-	80	-	160	μA
HCT TYPES												
VCO SECTION	-				-		_	-	_			
INH High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
INH Low Level Input Voltage	VIL	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
VCO _{OUT} High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
VCO _{OUT} High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
VCO _{OUT} Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
VCO _{OUT} Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
C1A, C1B Low Level Output Voltage (Test Purposes Only)	V _{OL}	V _{IH} or V _{IL}	4	4.5	-	-	0.40	-	0.47	-	0.54	V
INH VCO _{IN} Input Leakage Current	ΙĮ	Any Vo Between V GN	/ _{CC} and	5.5	-		±0.1	-	±1	-	±1	μA
R1 Range (Note 2)	-	-	-	4.5	3	-	-	-	-	-	-	kΩ
R2 Range (Note 2)	-	-	-	4.5	3	-	-	-	-	-	-	kΩ
C1 Capacitance Range	-	-	-	4.5	40	-	No Limit	-	-	-	-	pF
VCO _{IN} Operating Voltage Range	-	Over the specified for Linearity Se 8, and 3 (Note	or R1 for ee Figure 5 - 38	4.5	1.1	-	3.2	-	-	-	-	V
PHASE COMPARATO	R SECTIO	N										
SIG _{IN} , COMP _{IN} DC Coupled High-Level Input Voltage	VIH	-	-	4.5 to 5.5	3.15	-	-	3.15	-	3.15	-	V

DC Electrical Specifications	(Continued)
-------------------------------------	-------------

		TES CONDI		Vcc		25 ⁰ C		-40 ^о С т	O 85°C	-55°C T	O 125ºC	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
SIG _{IN} , COMP _{IN} DC Coupled Low-Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	1.35	-	1.35	-	1.35	V
LD, PCn _{OUT} High- Level Output Voltage CMOS Loads	V _{OH}	V _{IL} or V _{IH}	-	4.5	4.4	-	-	4.4	-	4.4	-	V
LD, PCn _{OUT} High- Level Output Voltage TTL Loads	V _{OH}	V _{IL} or V _{IH}	-	4.5	3.98	-	-	3.84	-	3.7	-	V
LD, PCn _{OUT} Low- Level Output Voltage CMOS Loads	V _{OL}	V _{IL} or V _{IH}	-	4.5	-	-	0.1	-	0.1	-	0.1	V
LD, PCn _{OUT} Low- Level Output Voltage TTL Loads	V _{OL}	V _{IL} or V _{IH}	-	4.5	-	-	0.26	-	0.33	-	0.4	V
SIG _{IN} , COMP _{IN} Input Leakage Current	łı	Any Voltage Between V _{CC} and GND	-	5.5	-	-	±30		±38		±45	μA
PC2 _{OUT} Three-State Off-State Current	I _{OZ}	V _{IL} or V _{IH}	-	5.5	-	-	±0.5	±5	-	-	±10	μA
SIG _{IN} , COMP _{IN} Input Resistance	RI	V _I at Se Operatio ∆V, 0 See Fig	n Point: .5V,	4.5	-	250	-	-	-	-	-	kΩ
DEMODULATOR SEC		1										
Resistor Range	R _S	at R _S > Leakage Can Infl V _{DEM}	Current uence	4.5	10	-	300	-	-	-	-	kΩ
Offset Voltage VCO _{IN} to V _{DEM}	Voff	$V_{I} = V_{VO}$ $\frac{V_{CC}}{2}$ Values tal $R_{S} Ra$ See Fig	ken over ange	4.5	-	±20	-	-	-	-	-	mV
Dynamic Output Resistance at DEM _{OUT}	R _O	$\frac{V_{\text{DEMO}}}{\frac{V_{\text{CC}}}{2}}$	DUT =	4.5	-	25	-	-	-	-	-	Ω
Quiescent Device Current	ICC	V _{CC} or GND	-	5.5	-	-	8	-	80	-	160	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	∆l _{CC} (Note 4)	V _{CC} -2.1 (Exclud- ing Pin 5)	-	4.5 to 5.5	-	100	360	-	450	-	490	μA

NOTES:

2. The value for R1 and R2 in parallel should exceed $2.7k\Omega$; R1 and R2 values above $300k\Omega$ may contribute to frequency shift due to leakage currents.

3. The maximum operating voltage can be as high as V_{CC} -0.9V, however, this may result in an increased offset voltage.

4. For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

HCT Input Loading Table


INPUT	UNIT LOADS
INH	1


NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Table, e.g., 360µA max at 25°C.

Switching Specifications $C_L = 50 pF$, Input t_r , $t_f = 6 ns$

		TEST			25 ⁰ C		-40 ⁰ (85			С ТО 5 ⁰ С	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES		-			_	-		_		-	
PHASE COMPARATOR SECT	ON										
Propagation Delay	t _{PLH} , t _{PHL}										
SIG_{IN} , COMP _{IN} to PC _{1OUT}			2	-	-	200	-	250	-	300	ns
			4.5	-	-	40	-	50	-	60	ns
			6	-	-	34	-	43	-	51	ns
Output Transition Time	t _{THL} , t _{TLH}		2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Output Enable Time, SIG _{IN} ,	t _{PZH} , t _{PZL}		2	-	-	280	-	350	-	420	ns
COMP _{IN} to PC2 _{OUT}			4.5	-	-	56	-	70	-	84	ns
			6	-	-	48	-	60	-	71	ns
Output Disable Time, SIG _{IN} ,	t _{PHZ} , t _{PLZ}		2	-	-	325	-	405	-	490	ns
COMPIN to PC2 _{OUT}			4.5	-	-	65	-	81	-	98	ns
			6	-	-	55	-	69	-	83	ns
AC Coupled Input Sensitivity (P-		V _{I(P-P)}	3	-	11	-	-	-	-	-	mV
_P) at SIG _{IN} or COMP _{IN}			4.5	-	15	-	-	-	-	-	mV
			6	-	33	-	-	-	-	- 1	mV
VCO SECTION											
Frequency Stability with	Δf	R ₁ = 100kΩ,	3	-	-	-	Тур	0.11	-	-	%/ ⁰ C
Temperature Change	$\overline{\Delta}\overline{T}$	R ₂ = ∞	4.5	-	-	-			-	-	%/ºC
			6	-	-	-			-	-	%/ºC
Maximum Frequency	f _{MAX}	C ₁ = 50pF	3	-	-	-	-	-	-	-	MHz
		$R_1 = 3.5k\Omega$ $R_2 = \infty$	4.5	-	24	-	-	-	-	- 1	MHz
		R ₂ = ∞	6	-	-	-	-	-	-	- 1	MHz
		C ₁ = 0pF	3	-	-	-	-	-	-	-	MHz
		$R_1 = 9.1 k\Omega$	4.5	-	38	-	-	-	-	-	MHz
		R ₂ = ∞	6	-	-	-	-	-	-	-	MHz
Center Frequency	f _o	C ₁ = 40pF	3	7	10	-	-	-	-	-	MHz
· · · · ·		$R_1 = 3k\Omega$	4.5	12	17	-	-	-	-	-	MHz
		$R_2 = \infty$ VCO _{IN} = V _{CC} /2	6	14	21	-	-	-	-	-	MHz
Frequency Linearity	Δf _{VCO}	$R_1 = 100k\Omega$	3	-		-	-	-	-		%
		$R_2 = \infty$	4.5	-	0.4	-	-	-	-		%
		C ₁ = 100pF	6	_	-	-	_	_	-	-	%
			0	-	_		-				70

		TEST			25 ⁰ C		-40 ⁰ 85	с то ⁰С	-55 ^o C TO 125 ^o C		
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
Offset Frequency		$R_2 = 220k\Omega$	3	-	-	-	-	-	-	-	kHz
		C ₁ = 1nF	4.5	-	400	-	-	-	-	-	kHz
			6	-	-	-	-	-	-	-	kHz
DEMODULATOR SECTION											
V _{OUT} vs f _{IN}		R ₁ = 100kΩ	3	-	-	-	-	-	-	-	mV/kHz
		R ₂ = ∞ C ₁ = 100pF	4.5	-	330	-	-	-	-	-	mV/kHz
		$R_5 = 10 k\Omega$ $R_3 = 100 k\Omega$ $C_2 = 100 pF$	6	-	-	-	-	-	-	-	mV/kHz
HCT TYPES					1						
PHASE COMPARATOR SECT	ION										
Propagation Delay SIG _{IN} , COMP _{IN} to PC _{1OUT}	t _{PLH} , t _{PHL}		4.5	-	-	45	-	56	-	68	ns
Output Transition Time	t _{THL} , t _{TLH}		4.5	-	-	15	-	19	-	22	ns
Output Enable Time, SIG _{IN} , COMP _{IN} to PC2 _{OUT}	t _{PZH} , t _{PZL}		4.5	-	-	60	-	75	-	90	ns
Output Disable Time, SIG _{IN} , COMP _{IN} to PCZ _{OUT}	t _{PHZ} , t _{PLZ}		4.5	-	-	70	-	86	-	105	ns
AC Coupled Input Sensitivity (P_{-P}) at SIG _{IN} or COMP _{IN}		V _{I(P-P)}	3	-	11	-	-	-	-	-	mV
			4.5	-	15	-	-	-	-	-	mV
			6	-	33	-	-	-	-	-	mV
VCO SECTION											
Frequency Stability with Temperature Change	$\frac{\Delta f}{\overline{\Delta} \overline{T}}$	$\begin{array}{l} R_1 = 100 k\Omega, \\ R_2 = \infty \end{array}$	4.5	-	-	-	Тур	0.11	-	-	%/ºC
Maximum Frequency	f _{MAX}	$C_1 = 50 \text{pF}$ $R_1 = 3.5 \text{k}\Omega$ $R_2 = \infty$	4.5	-	24	-	-	-	-	-	MHz
		$\begin{array}{c} C_1 = 0pF \\ R_1 = 9.1k\Omega \\ R_2 = \infty \end{array}$	4.5	-	38	-	-	-	-	-	MHz
Center Frequency	f _o	$C_1 = 40 \text{pF}$ $R_1 = 3 \text{k} \Omega$ $R_2 = \infty$ $VCO_{\text{IN}} = V_{\text{CC}}/2$	4.5	12	17	-	-	-	-	-	MHz
Frequency Linearity	Δf _{VCO}	$R_1 = 100k\Omega$ $R_2 = \infty$ $C_1 = 100pF$	4.5	-	0.4	-	-	-	-	-	%
Offset Frequency		R ₂ = 220kΩ C ₁ = 1nF	4.5	-	400	-	-	-	-	-	kHz
DEMODULATOR SECTION										-	-
V _{OUT} vs f _{IN}		$R_1 = 100k\Omega$ $R_2 = \infty$ $C_1 = 100pF$ $R_5 = 10k\Omega$ $R_3 = 100k\Omega$ $C_2 = 100pF$	4.5	-	330	-	-	-	-	-	mV/kHz












FIGURE 18. HC7046A TYPICAL VCO FREQUENCY vs VCOIN






VCOIN (V)











R1 = 300K

125

R2 = 2.2K

R2 = 22K

R2 = 220K

R2 = 2.2M

R2 = 11M

R2 = 2.2K

R2 = 22K

R2 = 220K

R2 = 2.2M

R2 = 11M


10⁶


10⁵


10⁶


10⁵

150














FIGURE 45. HC7046A VCO POWER DISSIPATION vs R2 (C1 = 50pF, 1 $\mu\text{F})$

HC/HCT7046A C _{PD}										
CHIP SECTION	нс	НСТ	UNIT							
Comparator 1	48	50	pF							
Comparator 2	39	48	pF							
VCO	61	53	pF							

Application Information


This information is a guide for the approximation of values of external components to be used with the CD74HC7046A and CD74HCT7046A in a phase-lock-loop system.

References should be made to Figures 13 through 23 and Figures 36 through 41 as indicated in the table.

Values of the selected components should be within the following ranges:

R1	> 3kΩ;
R2	> 3kΩ;
R1 R2	parallel value > $2.7k\Omega$;
C1	greater than 40pF

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS							
VCO Frequency Without Extra Offset	PC1 or PC2	VCO Frequency Characteristic The characteristics of the VCO operation are shown in Figures 13 - 23.							
(R2 = ∞)									
		fvco							
		f _o - 2f _L							
		f _{MIN} 1/2 V _{CC} V _{VCOIN} MAX							
		FIGURE 46. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITHOUT OFFSET: f _o = CENTER FREQUENCY: 2f _L = FREQUENCY LOCK RANGE							
	PC1	Selection of R1 and C1 Given f _o , determine the values of R1 and C1 using Figures 13 - 17.							
	PC2	Given f_{MAX} calculate f_0 as $f_{MAX}/2$ and determine the values of R1 and C1 using Figures 13 - 1							
		To obtain $2f_L: 2f_L \approx \frac{2(\Delta VCO_{IN})}{R1C1}$ where $0.9V < VCO_{IN} < V_{CC} - 0.9V$ is the range of ΔVCO_{IN}							
VCO Frequency with Extra Offset (R2 > 3kΩ)	PC1 or PC2	VCO Frequency Characteristic The characteristics of the VCO operation are shown in Figures 29 - 32. f_{MAX} f_{VCO} f_{O} f_{O} f_{O} f_{MIN} f_{MIN} f_{MIN} $f_{I/2} V_{CC}$ V_{VCOIN} MAX FIGURE 47. FREQUENCY CHARACTERISTIC OF VCO OPERATING WITH OFFSET: f_{O} f_{O}							
	PC1 or PC2	Selection of R1, R2 and C1 Given f_0 and f_L , offset frequency, f_{MIN} , may be calculated from $f_{MIN} \approx f_0 - 1.6 f_L$. Obtain the values of C1 and R2 by using Figures 29 - 32. Calculate the values of R1 from Figures 33 - 34.							



Lock Detector Circuit

The lock detector feature is very useful in data synchronization, motor speed control, and demodulation. By adjusting the value of the lock detector capacitor so that the lock output will change slightly before actually losing lock, the designer can create an "early warning" indication allowing corrective measures to be implemented. The reverse is also true, especially with motor speed controls, generators, and clutches that must be set up before actual lock occurs or disconnected during loss of lock.

When using phase comparator 1, the detector will only indicate a lock condition on the fundamental frequency and not on the harmonics, which PC1 will lock on.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HC7046AE	ACTIVE	PDIP	N	16	25	RoHS & Green	(6) NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC7046AE	Samples
CD74HC7046AM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC7046AM	Samples
CD74HC7046AM96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC7046AM	Samples
CD74HC7046AMT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC7046AM	Samples
CD74HCT7046AE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT7046AE	Samples
CD74HCT7046AEE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT7046AE	Samples
CD74HCT7046AM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT7046AM	Samples
CD74HCT7046AM96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT7046AM	Samples
CD74HCT7046AMG4	ACTIVE	SOIC	D	16	40	TBD	Call TI	Call TI	-55 to 125		Samples
CD74HCT7046AMT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT7046AM	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC7046AM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT7046AM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC7046AM96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HCT7046AM96	SOIC	D	16	2500	340.5	336.1	32.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74HC7046AE	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC7046AE	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC7046AM	D	SOIC	16	40	507	8	3940	4.32
CD74HCT7046AE	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT7046AE	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT7046AEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT7046AEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT7046AM	D	SOIC	16	40	507	8	3940	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated