


description

The TL1453C incorporates the functions required in the construction of two pulse-width-modulation control circuits on a single monolithic chip. Designed primarily for power supply control, the TL1453C contains an on-chip 2.5-V regulator, two error amplifiers, an adjustable oscillator, two dead-time comparators, undervoltage lockout circuitry, and dual common-emitter output transistor circuits.

The uncommitted output transistors provide common-emitter output capability for each controller. The internal amplifiers exhibit a common-mode voltage range from 1.05 V to 1.45 V. The dead-time control comparator has no offset unless externally altered and may be used to provide 0% to 100% dead time. The on-chip oscillator may be operated by terminating R_T (pin 2) and C_T (pin 1). During low- V_{CC} conditions, the undervoltage lockout control circuit feature inhibits the output until the internal circuitry is operational.

The TL1453C is characterized for operation from -20°C to 85°C.

functional block diagram



TL1453C DUAL PULSE-WIDTH-MODULATION CONTROL CIRCUIT

SLVS039A – FEBRUARY 1990 – REVISED DECEMBER 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	41 V
Amplifier input voltage	20 V
Collector output voltage	51 V
Collector output current	21 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–20°C to 85°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from ca	ase for 10 seconds

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
N	1000 mW	8 mW/°C	520 mW
NS	725 mW	5.8 mW/°C	397 mW

recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V _{CC}	3.6	40	V
Amplifier input voltage, V _I	1.05	1.45	V
Collector output voltage, VO		50	V
Collector output current		20	mA
Current into feedback terminal		45	μΑ
Feedback resistor, R _F	100		kΩ
Timing capacitor, C _T	150	15000	pF
Timing resistor, R _T	5.1	100	kΩ
Oscillator frequency	1	500	kHz
Operating free-air temperature, T _A	-20	85	°C

electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 6 \text{ V}$, f = 200 kHz (unless otherwise noted)

reference section

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Output voltage (pin 16)	$I_O = 1 \text{ mA}$	2.4	2.5	2.6	V
Output voltage change with temperature	$T_A = -20^{\circ}C$ to $25^{\circ}C$		-0.1%	±1%	
Output voltage change with temperature	T _A = 25°C to 85°C		-0.2%	±1%	
Input regulation	V _{CC} = 3.6 V to 40 V		2	12.5	mV
Output regulation	$I_O = 0.1 \text{ mA to } 1 \text{ mA}$		1	7.5	mV
Short-circuit output current	V _O = 0	3	10	30	mA

[†] All typical values are at $T_A = 25^{\circ}C$.



electrical characteristics over recommended operating free-air temperature range, V_{CC} = 6 V, f = 200 kHz (unless otherwise noted) (continued)

undervoltage lockout section

PARAMETER	TEST CONDITIONS	MIN TYPT MAX	UNIT
Upper threshold voltage (pin 9)	$I_{Oref} = 0.1 \text{ mA}, T_A = 25^{\circ}\text{C}$	2.72	V
Lower threshold voltage (pin 9)	$I_{Oref} = 0.1 \text{ mA}, T_A = 25^{\circ}\text{C}$	2.6	V
Hysteresis (pin 9)	$I_{Oref} = 0.1 \text{ mA}, T_A = 25^{\circ}C$	80 120	mV

oscillator section

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Frequency	$C_T = 330 \text{ pF, } R_T = 10 \text{ k}\Omega$		200		kHz
Standard deviation of frequency	V _{CC} , T _A , R _T , C _T values are constant		10%		
Frequency change with voltage	V _{CC} = 3.6 V to 40 V		1%		
Frequency change with temperature	$T_A = -20^{\circ}C$ to 25°C		-0.4%	±2%	
Triequency change with temperature	T _A = 25°C to 85°C		-0.2%	±2%	

dead-time control section

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Input bias current (pins 6 and 11)				1	μΑ
Least three hold with a set (40111- (size 0 and 44)	Zero duty cycle		2.05	2.25	.,
Input threshold voltage at f = 10kHz (pins 6 and 11)	Maximum duty cycle	1.2	1.45	·	V

error-amplifier section

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Input offset voltage	V _O (pins 5 and 12) = 1.25 V			±6	mV
Input offset current	V _O (pins 5 and 12) = 1.25 V			±100	nA
Input bias current	V _O (pins 5 and 12) = 1.25 V		160	500	nA
Common-mode input voltage range	V _{CC} = 3.6 V to 40 V	1.05 to 1.45			V
Open-loop voltage amplification	R _F = 200 kΩ	70	80		dB
Unity-gain bandwidth			1.5		MHz
Common-mode rejection ratio		60	80		dB
Positive output voltage swing		V _{ref} -0.1			V
Negative output voltage swing				1	V
Output (sink) current (pins 5 and 12)	$V_{ID} = -0.1 \text{ V}, V_{O} = 1.25 \text{ V}$	0.5	1.6		mA
Output (source) current (pins 5 and 12)	$V_{ID} = 0.1 \text{ V}, V_{O} = 1.25 \text{ V}$	-45	-70		μΑ

output section

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Collector off-state current	$V_{CC} = 0$, $V_{O} = 50 \text{ V}$			10	
Collector oil-state current	V _O = 50 V			10	μΑ
Output saturation voltage	I _O = 10 mA		1.2	2	V
Short-circuit output current	V _O = 6 V		90		mA

[†] All typical values are at $T_A = 25$ °C.



SLVS039A - FEBRUARY 1990 - REVISED DECEMBER 1990

electrical characteristics over recommended operating free-air temperature range, $V_{CC} = 6 \text{ V}$, f = 200 kHz (unless otherwise noted) (continued)

pwm comparator section


PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
Input threshold voltage at f = 10 kHz (pins 5 and 12)	Zero duty cycle		2.05	2.25	V
Imput tilleshold voltage at t = 10 kHz (pills 3 and 12)	Maximum duty cycle	1.2	1.45		V
Input (sink) current (pins 5 and 12)	V _I = 1.25 V	0.5	1.6		mA
Input (source) current (pins 5 and 12)	V _I = 1.25 V	-45	-70		μΑ

total device

PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
Standby supply current	Off-state		1.3	1.8	mA
Average supply current	R _T = 10 kΩ		1.7	2.4	mA

[†] All typical values are at $T_A = 25$ °C.

test circuit





www.ti.com 13-Aug-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL1453CD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		TL1453C	Samples
TL1453CN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type		TL1453CN	Samples
TL1453CNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		TL1453	Samples
TL1453CNSRG4	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		TL1453	Samples
TL1453CPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		T1453	Samples
TL1453CPWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		T1453	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 13-Aug-2021

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL1453CNSR	SO	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
TL1453CPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TL1453CNSR	SO	NS	16	2000	853.0	449.0	35.0	
TL1453CPWR	TSSOP	PW	16	2000	853.0	449.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TL1453CD	D	SOIC	16	40	505.46	6.76	3810	4
TL1453CD	D	SOIC	16	40	507	8	3940	4.32
TL1453CN	N	PDIP	16	25	506	13.97	11230	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated