MOSFET - POWERTRENCH®, N-Channel

80 V, 110 A, 2.4 m Ω

FDB86363-F085

Features

- Typical $R_{DS(on)} = 2.0 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- Typical $Q_{g(tot)} = 131 \text{ nC}$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- UIS Capability
- AEC-Q101 Qualified and PPAP Capable
- This Device is Pb-Free, Halide Free and is RoHS Compliant

Applications


- Automotive Engine Control
- Power Train Management
- Solenoid and Motor Drivers
- Integrated Starter/Alternator
- Primary Switch for 12 V Systems




ON Semiconductor®

www.onsemi.com

N-Channel





D²PAK-3 (TO-263, 3-LEAD) CASE 418AJ

PIN CONFIGURATION

Position	Designation
Pin 1	Gate
Pin 2 / Tab	Drain
Pin 3	Source

MARKING DIAGRAM

O \$Y&Z&3&K FDB86363

\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code

FDB86363 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

$\textbf{MOSFET MAXIMUM RATINGS} \ (T_J = 25^{\circ}C, \ Unless \ otherwise \ noted)$

Symbol	Parameter	Ratings	Units	
V _{DSS}	Drain-to-Source Voltage	80	V	
V_{GS}	Gate-to-Source Voltage	±20	V	
I _D	Drain Current —Continuous (V _{GS} = 10 V) (Note 1)	T _C = 25°C	110	А
	-Pulsed	T _C = 25°C	See Figure 4	
E _{AS}	Single Pulse Avalanche Energy	(Note 2)	512	mJ
P _D	Power Dissipation		300	W
	Derate Above 25°C	2.0	W/°C	
TJ, T _{STG}	Operating and Storage Temperature		−55 to +175	°C
ReJC	Thermal Resistance, Junction to Case	0.5	°C/W	
RθJA	Maximum Thermal Resistance, Junction to Ambient	(Note 3)	43	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Current is limited by bondwire configuration.
- Starting T_J = 25°C, L = 0.25 mH, I_{AS} = 64 A, V_{DD} = 80 V during inductor charging and V_{DD} = 0 V during time in avalanche.
 R_{BJA} is the sum of the junction–to–case and case–to–ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. Resc is guaranteed by design, while Resa is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2 oz copper.

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Shipping [†]
FDB86363	FDB86363-F085	D2PAK (TO-263) (Pb-Free/Halide Free)	800 units / Tape & Reel


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Units
OFF CHAR	ACTERISTICS	•			•		
B _{VDSS}	Drain-to-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		80			V
I _{DSS}	Drain-to-Source Leakage	V _{DS} = 80 V, V _{GS} = 0 V	/, T _J = 25°C			1	μΑ
	Current	V _{DS} = 80 V, V _{GS} = 0 V, T _J = 175°C (Note 4)				1	mA
I _{GSS}	Gate-to-Source Leakage Current	V _{GS} = ±20 V				±100	nA
ON CHARA	ACTERISTICS						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 250 \mu A$		2.0	3.0	4.0	V
R _{DS(on)}	R _{DS(on)} Drain-to-Source	I _D = 80 A, V _{GS} = 10 V, T _J = 25°C			2.0	2.4	mΩ
	On–Resistance	I _D = 80 A, V _{GS} = 10 V, T _J = 175°C (Note 4)			3.8	4.3	1
DYNAMIC	CHARACTERISTICS						
C _{iss}	Input Capacitance	V _{DS} = 40 V, V _{GS} = 0 V, f = 1 MHz			10000		pF
C _{oss}	Output Capacitance				1400		pF
C _{rss}	Reverse Transfer Capacitance				95		pF
Rg	Gate Resistance				3.3		Ω
Q _{g(TOT)}	Total Gate Charge	V _{GS} = 0 V to 10 V	$V_{DD} = 64 \text{ V}, I_D = 80 \text{ A}$		131	150	nC
Q _{g(th)}	Threshold Gate Charge	V _{GS} = 0 V to 2 V]		18	21	nC
Q_{gs}	Gate-to-Source Gate Charge				47		nC
Q _{gd}	Gate-to-Drain "Miller" Charge				24		nC
SWITCHIN	G CHARACTERISTICS						
t _{on}	Turn-On Time	$V_{DD} = 40 \text{ V}, I_D = 80 \text{ A},$	V_{GS} = 10V, R_{GEN} = 6 Ω			231	ns
t _{d(on)}	Turn-On Delay				38		ns
t _r	Rise Time				129		ns
t _{d(off)}	Turn-Off Delay				64		ns
t _f	Fall Time				40		ns
t _{off}	Turn-Off Time					135	ns
DRAIN-SC	URCE DIODE CHARACTERISTI	cs					
V_{SD}	Source-to-Drain Diode Voltage	V _{GS} = 0 V, I _{SD} = 80 A V _{GS} = 0 V, I _{SD} = 40 A				1.25 1.2	V
t _{rr}	Reverse–Recovery Time	$I_F = 80 \text{ A}, \ \Delta I_{SD}/\Delta t = 100 \text{ A/}\mu\text{s}, \ V_{DD} = 64 \text{ V}$			88	101	ns
Q _{rr}	Reverse–Recovery Charge	1			129	157	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. The maximum value is specified by design at $T_J = 175^{\circ}$ C. Product is not tested to this condition in production.

TYPICAL CHARACTERISTICS



300 CURRENT LIMITED $V_{GS} = 10V$ BY PACKAGE 250 ID, DRAIN CURRENT (A) CURRENT LIMITED BY SILICON 200 150 100 50 0 200 25 50 75 100 125 150 175 T_C, CASE TEMPERATURE(°C)

Figure 1. Normalized Power Dissipation vs.

Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS




Figure 5. Forward Bias Safe Operating Area




Figure 7. Transfer Characteristics





Figure 9. Saturation Characteristics



NOTE: Refer to ON Semiconductor Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability




Figure 8. Forward Diode Characteristics




Figure 10. Saturation Characteristics

TYPICAL CHARACTERISTICS




Figure 11. R_{DSON} vs. Gate Voltage




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 15. Capacitance vs. Drain to Source Voltage




Figure 12. Normalized R_{DSON} vs. Junction Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature





Figure 16. Gate Charge vs. Gate to Source Voltage

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.



D²PAK-3 (TO-263, 3-LEAD) CASE 418AJ ISSUE F

DATE 11 MAR 2021




RECOMMENDED MOUNTING FOOTPRINT


For additional information on our Pb-Free strategy and soldering details, please download the DN Seniconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.


NOTES


- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: INCHES
- 3. CHAMFER OPTIONAL.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005 PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.
- 5. THERMAL PAD CONTOUR IS OPTIONAL WITHIN DIMENSIONS E, L1, D1, AND E1.
- 6. OPTIONAL MOLD FEATURE.
- 7. ①,② ... DPTIONAL CONSTRUCTION FEATURE CALL DUTS.

	INC	HES	MILLIMETERS		
DIM	MIN.	MAX.	MIN.	MAX.	
Α	0.160	0.190	4.06	4.83	
A1	0.000	0.010	0.00	0.25	
b	0.020	0.039	0.51	0.99	
c	0.012	0.029	0.30	0.74	
c2	0.045	0.065	1.14	1.65	
D	0.330	0.380	8.38	9.65	
D1	0.260		6.60		
E	0.380	0.420	9.65	10.67	
E1	0.245		6.22		
e	0.100 BSC		2.54 BSC		
Н	0.575	0.625	14.60	15.88	
L	0.070	0.110	1.78	2.79	
L1		0.066		1.68	
L5		0.070		1.78	
L3	0.010 BSC		0.25 BSC		
М	0.	8*	0.	8.	












VIEW A-A







VIEW A-A

OPTIONAL CONSTRUCTIONS

GENERIC MARKING DIAGRAMS*

XXXXXX = Specific Device Code A = Assembly Location

WL = Wafer Lot
Y = Year
WW = Work Week
W = Week Code (SSG)
M = Month Code (SSG)
G = Pb-Free Package
AKA = Polarity Indicator

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:

98AON56370E

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION:

D²PAK-3 (TO-263, 3-LEAD)

PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales