

FEATURES

SCBS143R-MAY 1992-REVISED NOVEMBER 2006

F	EATURES	SN54LVTH16245A WD PACKAGE
•	Members of the Texas Instruments Widebus™ Family	SN74LVTH16245A DGG, DGV, OR DL PACKAGE (TOP VIEW)
•	State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation	1DIR 1 48 10E 1B1 2 47 1A1
•	Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V <sub>CC</sub> )	1B2 3 46 1A2 GND 4 45 GND 1B3 5 44 1A3
•	Support Unregulated Battery Operation Down to 2.7 V	$1B3 [3 +4] [73]  1B4 [6 +3] 1A4  V_{CC} [7 +2] V_{CC}$
•	Typical V <sub>OLP</sub> (Output Ground Bounce) <0.8 V at V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	1B5 [] 8 41 [] 1A5 1B6 [] 9 40 [] 1A6
•	Distributed V <sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise	GND [] 10 39 [] GND 1B7 [] 11 38 [] 1A7
•	Flow-Through Architecture Optimizes PCB Layout	1B8 🛛 12 37 🗍 1A8 2B1 🖸 13 36 🖸 2A1
•	l <sub>off</sub> and Power-Up 3-State Support Hot Insertion	2B2 14 35 2A2 GND 15 34 GND
•	Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors	2B3 0 16 33 0 2A3 2B4 0 17 32 0 2A4
•	Latch-Up Performance Exceeds 500 mA Per JESD 17	V <sub>CC</sub> [] 18 31 [] V <sub>CC</sub> 2B5 [] 19 30 [] 2A5 2B6 [] 20 29 [] 2A6
٠	ESD Protection Exceeds JESD 22	GND 21 28 GND
	<ul> <li>2000-V Human-Body Model (A114-A)</li> </ul>	2B7 🛛 22 27 🗍 2A7
	<ul> <li>200-V Machine Model (A115-A)</li> </ul>	
		2DIR 24 25 20E

### **DESCRIPTION/ORDERING INFORMATION**

The 'LVTH16245A devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

The devices are designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess  $I_{CC}$  and  $I_{CCZ}$ .

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V.  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

# SN54LVTH16245A, SN74LVTH16245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS143R-MAY 1992-REVISED NOVEMBER 2006



T <sub>A</sub>	PACKAG	E <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	FBGA – GRD	Real of 1000	SN74LVTH16245AGRDR	- LL245A
	FBGA – ZRD (Pb-free)	Reel of 1000	SN74LVTH16245AZRDR	LL245A
		Tube of 25	74LVTH16245ADL	
	SSOP – DL	Tube of 25	74LVTH16245ADLG4	LVTH16245A
	550P - DL	Reel of 1000	74LVTH16245ADLR	LV10243A
			74LVTH16245ADLRG4	
–40°C to 85°C			SN74LVTH16245ADGGR	
	TSSOP – DGG	Reel of 2000	74LVTH16245ADGGRE4	LVTH16245A
			74LVTH16245ADGGRG4	
	TVSOP – DGV	Reel of 2000	SN74LVTH16245ADGVR	- LL245A
	TVSOP – DGV	Reel 01 2000	74LVTH16245ADGVRE4	- LL243A
	VFBGA – GQL	Reel of 1000	SN74LVTH16245AGQLR	LL245A
	VFBGA – ZQL (Pb-free)		74LVTH16245AZQLR	LL240A
–55°C to 125°C	CFP – WD	Tube	SNJ54LVTH16245AWD	SNJ54LVTH16245AWD

#### **ORDERING INFORMATION**

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **GQL OR ZQL PACKAGE** (TOP VIEW) 1 2 3 4 5 6 000000 Α 000000 в С 000000 D ()OOЕ F ()()G 0000000 0000000 Н 000000 J

000000

κ

#### TERMINAL ASSIGNMENTS<sup>(1)</sup> (56-Ball GQL/ZQL Package)

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 <del>0E</del>
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	V <sub>CC</sub>	V <sub>CC</sub>	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
κ	2DIR	NC	NC	NC	NC	2 <del>0E</del>

(1) NC – No internal connection

#### Texas INS TRUMENTS www.ti.com

Α

В

С

D

Е

F

G

н

J

## SN54LVTH16245A, SN74LVTH16245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS143R-MAY 1992-REVISED NOVEMBER 2006

# TERMINAL ASSIGNMENTS<sup>(1)</sup>

	(54	-Ball G	RD/ZRL	) Packa	ge)	
	1	2	3	4	5	6
Α	1B1	NC	1DIR	1 <del>0E</del>	NC	1A1
В	1B3	1B2	NC	NC	1A2	1A3
С	1B5	1B4	V <sub>CC</sub>	V <sub>CC</sub>	1A4	1A5
D	1B7	1B6	GND	GND	1A6	1A7
Е	2B1	1B8	GND	GND	1A8	2A1
F	2B3	2B2	GND	GND	2A2	2A3
G	2B5	2B4	V <sub>CC</sub>	V <sub>CC</sub>	2A4	2A5
Н	2B7	2B6	NC	NC	2A6	2A7
J	2B8	NC	2DIR	2 <mark>0E</mark>	NC	2A8


(1) NC - No internal connection

#### FUNCTION TABLE<sup>(1)</sup> (EACH 8-BIT SECTION)

	TROL UTS	OUTPUT	CIRCUITS	OPERATION
ŌĒ	DIR A PORT B POF			
L	L	Enabled	Hi-Z	B data to A bus
L	н	Hi-Z	Enabled	A data to B bus
н	Х	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os always are active.

#### LOGIC DIAGRAM (POSITIVE LOGIC)



**GRD OR ZRD PACKAGE** (TOP VIEW) 2 3 4 5 6

000000

000000

000000

000000

000000

000000


000000

0000000

000000

1

**To Seven Other Channels** 



**To Seven Other Channels** 

SCBS143R-MAY 1992-REVISED NOVEMBER 2006

#### Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the high-ir	npedance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Voltage range applied to any output in the high s	tate <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
	Comment into any output in the law state	SN54LVTH16245A		96	A
I <sub>O</sub>	Current into any output in the low state	SN74LVTH16245A		128	mA
	Querrant in the birth state (3)	SN54LVTH16245A		48	
I <sub>O</sub>	Current into any output in the high state <sup>(3)</sup>	SN74LVTH16245A		64	mA
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
		DGG package		70	
		DGV package		58	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		63	°C/W
		GQL/ZQL package		42	
		GRD/ZRD package		42 36	
T <sub>stg</sub>	Storage temperature range	·	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This current flows only when the output is in the high state and  $V_O > V_{CC}$ . (4) The package thermal impedance is calculated in accordance with JESD 51-7.

### Recommended Operating Conditions<sup>(1)</sup>

			SN54LVTH	16245A	SN74LVTH1	6245A	
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		2.7	3.6	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
I <sub>OH</sub>	High-level output current			-24		-32	mA
I <sub>OL</sub>	Low-level output current			48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

(1) All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS143R-MAY 1992-REVISED NOVEMBER 2006

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEOT OF		SN54L	VTH16245A		SN74L	VTH1624	5A		
PAR	AWEIER	TEST CC	ONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	UNI	
V <sub>IK</sub>		V <sub>CC</sub> = 2.7 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = −100 μA	V <sub>CC</sub> - 0.2			$V_{CC} - 0.2$				
		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -8 mA	2.4			2.4				
V <sub>ОН</sub>		N 2.1	I <sub>OH</sub> = -24 mA	2						V	
		$V_{CC} = 3 V$	I <sub>OH</sub> = -32 mA				2				
		N/ 0.7.\/	I <sub>OL</sub> = 100 μA			0.2			0.2		
		$V_{CC} = 2.7 V$	I <sub>OL</sub> = 24 mA			0.5			0.5		
			I <sub>OL</sub> = 16 mA			0.4			0.4	V	
V <sub>OL</sub>		N 2.1	I <sub>OL</sub> = 32 mA			0.5			0.5	V	
		$V_{CC} = 3 V$	I <sub>OL</sub> = 48 mA			0.55					
			I <sub>OL</sub> = 64 mA						0.55		
	Control	V <sub>CC</sub> = 3.6 V,	$V_{I} = V_{CC}$ or GND			±1			±1		
	inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			10			10		
1			V <sub>I</sub> = 5.5 V			20			20	μA	
	A or B port <sup>(2)</sup>	V <sub>CC</sub> = 3.6 V	$V_{I} = V_{CC}$			5			5		
	pont		V <sub>1</sub> = 0			-5			-5		
off		V <sub>CC</sub> = 0,	$V_{\rm I}$ or $V_{\rm O}$ = 0 to 4.5 V						±100	μA	
		V 2.V	V <sub>I</sub> = 0.8 V	75			75				
l(hold)	A or B	$V_{CC} = 3 V$	V <sub>I</sub> = 2 V	-75			-75			μA	
(noia)	port	$V_{CC} = 3.6 V,^{(3)}$	$V_{I} = 0 \text{ to } 3.6 \text{ V}$						500 -750	μι	
OZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V <sub>O</sub> = $\overline{OE} = $ don't care	0.5 V to 3 V,		±1	00 <sup>(4)</sup>			±100	μA	
OZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V <sub>O</sub> = $\overline{OE}$ = don't care	0.5 V to 3 V,		±1	00 <sup>(4)</sup>			±100	μA	
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19		
сс		$I_{O} = 0,$	Outputs low			5			5	mA	
		$V_{I} = V_{CC}$ or GND	Outputs disabled			0.19			0.19		
∆I <sub>CC</sub> <sup>(5)</sup>		$V_{CC}$ = 3 V to 3.6 V, Or Other inputs at V <sub>CC</sub> or	ne input at V <sub>CC</sub> – 0.6 V, GND			0.2			0.2	mA	
Ci		$V_1 = 3 V \text{ or } 0$			4			4		pF	
C <sub>io</sub>		$V_0 = 3 V \text{ or } 0$			10			10		pF	

 All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.
 Unused pins at V<sub>CC</sub> or GND
 This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

(4)

On products compliant to MIL-PRF-38535, this parameter is not production tested. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND. (5)

# SN54LVTH16245A, SN74LVTH16245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS143R-MAY 1992-REVISED NOVEMBER 2006



#### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)


			SN5	64LVTH	16245	4		SN74L	VTH16	245A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)			V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			$V_{CC}$ = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP <sup>(1)</sup>	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	0.5	4.5		4.6	1.5	2.3	3.3		3.7	20
t <sub>PHL</sub>	AOIB	BUIA	0.5	4.4		3.9	1.3	2.1	3.3		3.5	ns
t <sub>PZH</sub>	ŌĒ	A or B	0.5	6.5		6.6	1.5	2.8	4.5		5.3	ns
t <sub>PZL</sub>	OL	AUD	0.5	5.4		6.2	1.6	2.9	4.6		5.2	115
t <sub>PHZ</sub>	OE	A or B	1	6.8		7	2.3	3.7	5.1		5.5	20
t <sub>PLZ</sub>	UE	AUD	1	6.2		6.3	2.2	3.5	5.1		5.4	ns
t <sub>sk(LH)</sub>									0.5		0.5	ns
t <sub>sk(HL)</sub>									0.5		0.5	115

(1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

## SN54LVTH16245A, SN74LVTH16245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS143R-MAY 1992-REVISED NOVEMBER 2006





NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9668601QXA	ACTIVE	CFP	WD	48	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9668601QX A SNJ54LVTH16245 AWD	Samples
5962-9668601VXA	ACTIVE	CFP	WD	48	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9668601VX A SNV54LVTH16245 AWD	Samples
74LVTH16245ADGGRE4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16245A	Samples
74LVTH16245ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16245A	Samples
74LVTH16245ADGVRG4	ACTIVE	TVSOP	DGV	48	2000	TBD	Call TI	Call TI	-40 to 85		Samples
74LVTH16245ADLG4	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16245A	Samples
74LVTH16245ADLRG4	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16245A	Samples
SN74LVTH16245ADGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16245A	Samples
SN74LVTH16245ADGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LL245A	Samples
SN74LVTH16245ADL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16245A	Samples
SN74LVTH16245ADLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH16245A	Samples
SNJ54LVTH16245AWD	ACTIVE	CFP	WD	48	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9668601QX A SNJ54LVTH16245 AWD	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.



#### www.ti.com

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LVTH16245A, SN54LVTH16245A-SP, SN74LVTH16245A :

• Catalog : SN74LVTH16245A, SN54LVTH16245A

- Automotive : SN74LVTH16245A-Q1, SN74LVTH16245A-Q1
- Enhanced Product : SN74LVTH16245A-EP, SN74LVTH16245A-EP
- Military : SN54LVTH16245A
- Space : SN54LVTH16245A-SP

NOTE: Qualified Version Definitions:



- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH16245ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVTH16245ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVTH16245ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH16245ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVTH16245ADGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0
SN74LVTH16245ADLR	SSOP	DL	48	1000	367.0	367.0	55.0

### TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

### TUBE



## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
74LVTH16245ADLG4	DL	SSOP	48	25	473.7	14.24	5110	7.87
SN74LVTH16245ADL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



# **MECHANICAL DATA**

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

#### **CERAMIC DUAL FLATPACK**

#### WD (R-GDFP-F\*\*)

48 LEADS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only
  - E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
    - GDFP1-F56 and JEDEC MO-146AB



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# **DGG0048A**

# DGG0048A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0048A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated