## Two Low Input LDOs, Three High PSRR LDOs, Two General Purpose LDOs PMIC

## FAN53870, FAN53871

## General Description

The FAN53870 family are low Iq PMICs intended for mobile power application camera modules. The PMIC contains two high power LDOs which can operate with an input as low as 1.0 V for digital cores, three LDOs which are designed to have ultra low noise and high PSRR for sensitive analog/RF circuit loads, and two other general purpose LDOs which provide excellent overall performance.

The device is available in 20 -bump, 0.35 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).

## Features

- LDO1 and LDO2:
- 1 A and 1.2 A Output Current Capability Device Options
- Programmable Output Voltage 0.8 V to 1.5 V in 8 mV Steps
- 1.0 V to 2.0 V Input Voltage Range
- $1.5 \%$ Accuracy
- LDO3, LDO4 and LDO5:
- 300 mA Output Current Capability
- Programmable Output Voltage 1.5 V to 3.4 V in 8 mV Steps
- 1.9 V to 5.5 V Input Voltage Range
- $14 \mu \mathrm{~V}$ (Typ) Noise
- LDO6 and LDO7:
- 300 mA Output Current Capability
- Programmable Output Voltage 1.5 V to 3.4 V in 8 mV Steps
- 1.9 V to 5.5 V Input Voltage Range
- Operation Guaranteed with Battery Voltage Down to 2.5 V
- Soft-Start function (SS) to Limit Inrush Current
- Programmable Power Start-Up/Down Sequencing
- Current Limit to Protect Against Short Circuit
- I ${ }^{2}$ C Protection Fault (UVLO, OCP, UVP and OTP) Registers
- Thermal and Under Voltage Global Shutdown Protection
- $I^{2}$ C Serial Control to Program Output Voltage and Features
- Small Footprint: 20-Bump WLCSP, 1.61 x 1.96 mm / 0.35 mm pitch
- Pb-Free Devices


WLCSP20 1.61x1.96x0.432
CASE 567YA

MARKING DIAGRAM


12 = Alphanumeric Device Marking
KK = Lot Run Code
X = Alphabetical Year Code
Y = 2-weeks Date Code
Z = Assembly Plant Code

## ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.

## Applications

- Smart Phones
- Wearables
- Smart Watch
- Health Monitoring
- Sensor Drive
- Energy Harvesting
- Utility and Safety Modules
- RF Modules
TABLE OF CONTENTS
Application Circuit ..... 3
Product Pin Assignments ..... 4
Product Block Diagram ..... 5
Typical Characteristics ..... 15
Functional Specification ..... 19
Register Mapping Table ..... 22
Register Details ..... 23
Application Guidelines ..... 57


## FAN53870, FAN53871

ORDERING INFORMATION

| Part Number | Marking | I/O Logic Level* | $I^{2} C$ <br> Address | LDO1,2 IOUT Capability** | LDO1,2 VOUT <br> Default | LDO3,4 VOUT <br> Default | LDO5 VOUT <br> Default | LDO6,7 VOUT <br> Default | Interrupt Pin Polarity | Temperature Range | Package | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FAN53870UC00X | LX | 1.8 V | 7'h35 | 1.0 A | 1.05 V | 2.8 V | 1.8 V | 2.8 V | Active | $\begin{gathered} -40^{\circ} \mathrm{C} \text { to } \\ +85^{\circ} \mathrm{C} \end{gathered}$ | 20-Bump WLCSP (Pb-Free) | 3000 / Tape \& Reel |
| FAN53870UC12X | YF |  | 7'h20 | 1.2 A |  |  |  |  | $\begin{aligned} & \text { HIgn: } \\ & \text { INT } \end{aligned}$ |  |  |  |
| FAN53871UC00X | LY | 1.2 V | 7'h20 | 1.0 A |  |  |  |  | Active |  |  |  |
| FAN53871UC12X | YG |  | 7'h20 | 1.2 A |  |  |  |  | INT_B |  |  |  |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*RESET_B, SDA, SCL (open drain type pins).
** See Maximum Ratings table for Maximum Current on a Single Pin

## APPLICATION CIRCUIT

## Application Circuit Diagram



Figure 1. Application Circuit Diagram

## Application Circuit Components

Table 1. RECOMMENDED EXTERNAL COMPONENTS

| Component | Manufacturer | Part Number | Value | Case Size | Voltage Rating |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{VIN} 12}, \mathrm{C}_{\mathrm{VIN} 34}, \mathrm{C}_{\mathrm{VIN5}}$, $\mathrm{C}_{\mathrm{VIN6}}, \mathrm{C}_{\mathrm{VIN} 7}, \mathrm{C}_{\mathrm{SYS}}$ | Murata | GRM033R61A105ME15 | $1.0 \mu \mathrm{~F}$ | 0201/0603 (0.6 mm x 0.3 mm ) | 10 V |
| $\begin{gathered} \mathrm{C}_{\mathrm{LDO} 3}, \mathrm{C}_{\mathrm{LDO} 4}, \mathrm{C}_{\mathrm{LDO} 5} \\ \mathrm{C}_{\mathrm{LDO6}}, \mathrm{C}_{\mathrm{LDO}} \end{gathered}$ | Murata | GRM033R60J225ME47D | $2.2 \mu \mathrm{~F}$ | 0201/0603 (0.6 mm x 0.3 mm ) | 6.3 V |
| $\mathrm{C}_{\text {LDO1 }}, \mathrm{C}_{\text {LDO2 }}$ | Taiyo Yuden | JMK105CBJ106MV-F | $10 \mu \mathrm{~F}$ | 0402/1005 (1.0 mm x 0.5 mm ) | 6.3 V |
| $\mathrm{C}_{\text {REF }}$ | Murata | GRM033R60J104KE19J | $0.1 \mu \mathrm{~F}$ | 0201/0603 (0.6 mm x 0.3 mm ) | 6.3 V |

Table 2. RECOMMENDED ALTERNATIVE COMPONENTS

| Component | Manufacturer | Part Number | Value | Case Size | Voltage Rating |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{LDO}}, \mathrm{C}_{\mathrm{LDO}} 4, \mathrm{C}_{\mathrm{LDO5}}$, <br> $\mathrm{C}_{\mathrm{LDO}}, \mathrm{C}_{\mathrm{LDO}}$ | Semco | CLO3A225MQ3CRNC | $2.2 \mu \mathrm{~F}$ | $0201(0.6 \mathrm{~mm} \times 0.3 \mathrm{~mm})$ | 6.3 V |

## FAN53870, FAN53871

## PRODUCT PIN ASSIGNMENTS

## Pin Configuration



Top View


Bottom View

Figure 2. Pin Configuration

## Pin Descriptions

## PIN DEFINITIONS

| Pin | Pin Name | Description |
| :---: | :---: | :---: |
| A1 | VIN6 | Input power pin for LDO6. Place $\mathrm{C}_{\mathrm{VIN6} 6}$ as close to this pin as possible. |
| A2 | VIN7 | Input power pin for LDO7. Place $\mathrm{C}_{\mathrm{VIN} 7}$ as close to this pin as possible. |
| A3 | LDO7 | This is the output pin for LDO7. Place $\mathrm{C}_{\mathrm{LDO7}}$ as close to this pin as possible. |
| A4 | LDO2 | This is the output pin for LDO2 Place $\mathrm{C}_{\text {LDO2 }}$ as close to this pin as possible. |
| A5 | VIN12 | Input power pin for LDO1 and LDO2. Place $\mathrm{C}_{\text {VIN12 }}$ as close to this pin as possible. |
| B1 | LDO6 | This is the output pin for LDO6. Place $\mathrm{C}_{\text {LDO6 }}$ as close to this pin as possible. |
| B2 | $\begin{gathered} \text { INT } \\ \text { INT_B } \end{gathered}$ | Fault interrupt pin is a push-pull, active high configuration and pulls high to indicate an interrupt event has occurred. This pin returns to low when all $\mathrm{I}^{2} \mathrm{C}$ interrupt bits are equal to 0 . <br> Fault interrupt pin is an open-drain configuration and pulls low to indicate an interrupt event has occurred. This pin returns to $\mathrm{Hi}-\mathrm{Z}$ when all $\mathrm{I}^{2} \mathrm{C}$ interrupt bits equal 0 . An external pull-up resistor is required. |
| B3 | SDA | ${ }^{2} \mathrm{C}$ C Data pin. Node should be tied high through a pull up resistor. |
| B4 | SCL | $\mathrm{I}^{2} \mathrm{C}$ Clock pin. Node should be tied high through a pull up resistor. |
| B5 | LDO1 | This is the output pin for LDO1. Place $\mathrm{C}_{\text {LDO1 }}$ as close to this pin as possible. |
| C1 | LDO4 | This is the output pin for LDO4. Place $\mathrm{C}_{\text {LDO4 }}$ as close to this pin as possible. |
| C2 | AGND | Digital/Analog ground connection. Tie to analog ground plane. |
| C3 | AGND | Digital/Analog ground connection. Tie to analog ground plane. |
| C4 | RESET_B | RESET_B pin is used to enable basic circuits necessary for controlling the PMIC. The RESET_B pin has an internal ${ }^{-} 4 \mathrm{M} \Omega$ (typ) pull-down and should not be left floating. When RESET_B pin is low, $\mathrm{I}^{2} \mathrm{C}$ is ${ }^{-}$not accessible. |
| C5 | VREF | Reference bypass pin. If used, connect a 100 nF capacitor between this pin and analog ground. |
| D1 | LDO3 | This is the output pin for LDO3. Place $\mathrm{C}_{\text {LDO3 }}$ as close to this pin as possible. |
| D2 | VIN34 | This is the input power pin for LDO3 and LDO4. Place $\mathrm{C}_{\mathrm{VIN} 34}$ as close to this pin as possible. |
| D3 | VSYS | System power pin. Route trace from system to this pin. Connect the $\mathrm{C}_{\text {SYS }}$ capacitor as close to this pin as possible. |
| D4 | VIN5 | Input power pin for LDO5. Place $\mathrm{C}_{\text {VIN5 }}$ as close to this pin as possible. |
| D5 | LDO5 | This is the output pin for LDO5. Place $\mathrm{C}_{\text {LDO5 }}$ as close to this pin as possible. |

## PRODUCT BLOCK DIAGRAM

## Block Diagram



Figure 3. Block Diagram

## FAN53870, FAN53871

MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SYS }}$ | System Input Voltage |  | -0.3 | - | 6 | V |
| $\mathrm{V}_{\text {IN12 }}$ | Low Voltage LDO Input |  | -0.3 | - | 6 | V |
| $\mathrm{V}_{\mathrm{IN} 34}, \mathrm{~V}_{\mathrm{IN} 5},$ $\mathrm{V}_{\text {IN6 }}, \mathrm{V}_{\text {IN7 }}$ | Mid Voltage LDO Input |  | -0.3 | - | 6 | V |
| $\mathrm{V}_{\text {CTRL }}$ | SDA, SCL and RESET_B Pins |  | -0.3 | - | 6 | V |
| $\mathrm{V}_{\text {INT }}$ | INT Pin |  | -0.3 | - | $\mathrm{V}_{\mathrm{SYS}}$ | V |
|  | INT_B Pin |  | -0.3 | - | 6 |  |
| $\mathrm{V}_{\text {LDO1-7 }}$ | Power Output Pins |  | -0.3 | - | 6 | V |
| Ipin_max | Maximum current on a single pin |  | - | - | 1.5 | A |
| ESD | Electrostatic Discharge Protection Level | Human Body Model | - | 2.0 | - | kV |
| ESD | Electrostatic Discharge Protection Level | Charged Device Model | - | 1500 | - | V |
| $\mathrm{T}_{J}$ | Junction Temperature |  | -40 | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temp |  | -40 | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Soldering Temp (10 Seconds) |  | - | - | +260 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS (Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with two-layer 2s2p boards with vias in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature $\mathrm{T}_{\mathrm{J}(\max )}$ at a given ambient temperature $\mathrm{T}_{\mathrm{A}}$.)

| Symbol | Characteristic | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $Q_{\mathrm{JA}}$ | Junction -to-Ambient Thermal Resistance |  | - | 40.4 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SYS }}$ | Supply Voltage Range | $\mathrm{V}_{\text {SYS }}$ | 2.5 | - | 5.5 | V |
| $\mathrm{~V}_{\text {IN12 }}$ | Supply Voltage Range | $\mathrm{V}_{\text {IN12 }}$ | 1.0 | - | 2.0 | V |
| $\mathrm{~V}_{\text {IN34 }}$ | Supply Voltage Range | $\mathrm{V}_{\text {IN34 }}$ | 1.9 | - | 5.5 | V |
| $\mathrm{~V}_{\text {IN5 }}$ | Supply Voltage Range | $\mathrm{V}_{\text {IN5 }}$ | 1.9 | - | 5.5 | V |
| $\mathrm{~V}_{\text {IN6 }}$ | Supply Voltage Range | $\mathrm{V}_{\text {IN6 }}$ | 1.9 | - | 5.5 | V |
| $\mathrm{~V}_{\text {IN7 }}$ | Supply Voltage Range | $\mathrm{V}_{\text {IN } 7}$ | 1.9 | - | 5.5 | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | $\mathrm{PD}=\left(125^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}\right) / 40.4^{\circ} \mathrm{C} / \mathrm{W}=0.99 \mathrm{~W}$ | - | - | 0.99 | W |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient Temperature |  | -40 | - | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Temperature |  | -40 | - | 125 | ${ }^{\circ} \mathrm{C}$ |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## FAN53870, FAN53871

ELECTRICAL CHARACTERISTICS (Minimum and maximum values are at $\mathrm{V}_{\mathrm{SYS}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \geq \mathrm{V}_{\text {OUT } 1 / 2}+1.6 \mathrm{~V}$; $\mathrm{V}_{\mathrm{IN} 12}=1.0 \mathrm{~V}$ to $2.0 \mathrm{~V} \& \geq \mathrm{V}_{\mathrm{LDO} 1 / 2}+200 \mathrm{mV}, \mathrm{V}_{\mathrm{IN} 34 / 5 / 6 / 7}=1.9 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \geq \mathrm{V}_{\mathrm{LDO} 3 / 4 / 5 / 6 / 7}+300 \mathrm{mV}, \mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SYS}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 12}=1.3 \mathrm{~V}, \mathrm{~V}_{\text {IN34 }}=\mathrm{V}_{\text {IN6 }}=\mathrm{V}_{\text {IN7 }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN5 }}=2.05 \mathrm{~V}$, $\mathrm{V}_{\mathrm{LDO} 1 / 2}=1.05 \mathrm{~V}, \mathrm{~V}_{\text {LDO3/4 }}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO5}}=1.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{LDOG} / 7}=2.8 \mathrm{~V}$.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY UVLO |  |  |  |  |  |  |
| $V_{\mathrm{SYS}}$ UVLO_RS | Under-Voltage Lockout Threshold | Rising $\mathrm{V}_{\mathrm{SYS}}$ | 2.30 | 2.35 | 2.40 | V |
| $\mathrm{V}_{\mathrm{SYS}}$ UVLO FL | Under-Voltage Lockout Threshold | Falling $\mathrm{V}_{\text {SYS }}$ | 2.20 | 2.25 | 2.30 | V |
| $\mathrm{V}_{\mathrm{VIN12}}$ UVLO_RS | Under-Voltage Lockout Threshold | Rising $\mathrm{V}_{\text {IN12 }}$ | 0.90 | 0.95 | 1.00 | V |
| $\mathrm{V}_{\mathrm{VIN} 12}$ UVLO_FL | Under-Voltage Lockout Threshold | Falling $\mathrm{V}_{\text {IN12 }}$ | 0.80 | 0.85 | 0.92 | V |
| $\mathrm{V}_{\text {VIN_H }}$ UVLO_RS | Under-Voltage Lockout Threshold | Rising $\mathrm{V}_{\text {IN34/5/6/7 }}$ | 1.80 | 1.85 | 1.90 | V |
| $\mathrm{V}_{\text {VIN_H }}$ UVLO_FL | Under-Voltage Lockout Threshold | Falling $\mathrm{V}_{\text {IN34/5/6/7 }}$ | 1.70 | 1.75 | 1.80 | V |

## LDO1/2

QUIESCENT CURRENT

| $\mathrm{IQ}_{\mathrm{L} 12}$ | Quiescent Current, No Load | louT $=0$ A, total $\mathrm{V}_{\text {SYS }}$ and $\mathrm{V}_{\mathrm{IN} 12}$ current <br> when either LDO1 or LDO2 is enabled and all <br> other LDOs are disabled. | - | 72 | 85 |
| :---: | :--- | :--- | :--- | :--- | :--- |

## OUTPUT VOLTAGE

| VO ${ }_{\text {L12_ACC }}$ | LDO1/2 Output Voltage Accuracy | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=5 \mathrm{~mA} \text { and } 500 \mathrm{~mA}, \mathrm{~V}_{\text {IN12 }}=2.0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {SYS }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.8 \mathrm{~V} \text { to } 1.5 \mathrm{~V} \end{aligned}$ | -1.5 | - | +1.5 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {L1/2_DO }}$ | LDO1/2 Dropout Voltage | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OUT }} \text { TARGET }-50 \mathrm{mV}, \\ & \text { lout }=800 \mathrm{~mA}, \mathrm{~V}_{\text {OUT_TARGET }}=1.05 \mathrm{~V}, \\ & \mathrm{~V}_{\text {SYS }}=2.65 \mathrm{~V} \end{aligned}$ | - | - | 200 | mV |

## CURRENT LIMIT

| ILIM_L12 | Current Limit (FAN53870UC00X, <br> FAN53871UC00X) | $\mathrm{V}_{\text {OUT }}+300 \mathrm{mV} \leq \mathrm{V}_{\text {IN12 }}$ and <br> $\mathrm{V}_{\text {IN12 }}=1.0 \mathrm{~V}$ to 2.0 V , <br> $\mathrm{V}_{\mathrm{SYS}}=2.5 \mathrm{~V}$ to 4.5 V and $\mathrm{V}_{\mathrm{SYS}} \geq \mathrm{V}_{\text {OUT }}+1.6 \mathrm{~V}$ | 700 | 925 | 1100 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Current Limit (FAN53870UC12X, FAN53871UC12X) |  | 750 | 1100 | 1350 |  |
| ILIM_H12 | Current Limit (FAN53870UC00X, FAN53871UC00X) |  | 1050 | 1250 | 1450 | mA |
|  | Current Limit (FAN53870UC12X, FAN53871UC12X) |  | 1200 | 1500 | 1800 |  |

## OUTPUT PROTECTION

| UVPL12_FL | LDO1/2 Falling UVP Output Threshold | $\mathrm{V}_{\text {SYS }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.05 \mathrm{~V}$ | 86 | 90 | 94 | $\begin{array}{\|c\|} \hline \text { \% of } \\ \text { V_Target } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UVP ${ }_{\text {L1/2_RS }}$ | LDO1/2 Rising UVP Output Thresh- old | $\mathrm{V}_{\text {SYS }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.05 \mathrm{~V}$ | 91 | 95 | 98.5 | $\begin{array}{\|c\|} \hline \text { \% of of } \\ \text { V_Target } \end{array}$ |
| R ${ }_{\text {L1/2_DCHG }}$ | Output Discharge Resistance |  | 80 | 100 | 120 | $\Omega$ |

LDO3/4
QUIESCENT CURRENT

| $I_{\text {L34 }}$ | LDO3/4 Quiescent Current, No Load | louT = O A, total $\mathrm{V}_{\text {SYS }}$ and $\mathrm{V}_{\text {IN34 }}$ current when <br> either LDO3 or LDO4 is enabled and all other <br> LDOs disabled. | - | 63 | 75 |
| :---: | :--- | :--- | :--- | :---: | :---: |

## OUTPUT VOLTAGE

| $\mathrm{VO}_{\mathrm{L} 3 / 4 \_\mathrm{ACC}}$ | LDO3/4 Output Voltage Accuracy | $\mathrm{I}_{\mathrm{OUT}}=5 \mathrm{~mA}$ and $300 \mathrm{~mA}, \mathrm{~V}_{\text {IN34 }}=\mathrm{V}_{\mathrm{SYS}}=$ <br> $3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.5$ to 3.4 V | -2.0 | - | +2.0 | $\%$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## FAN53870, FAN53871

ELECTRICAL CHARACTERISTICS (Minimum and maximum values are at $\mathrm{V}_{\text {SYS }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \geq \mathrm{V}_{\text {OUT } 1 / 2}+1.6 \mathrm{~V}$; $\mathrm{V}_{\mathrm{IN} 12}=1.0 \mathrm{~V}$ to $2.0 \mathrm{~V} \& \geq \mathrm{V}_{\mathrm{LDO} 1 / 2}+200 \mathrm{mV}, \mathrm{V}_{\text {IN } 34 / 5 / 6 / 7}=1.9 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \geq \mathrm{V}_{\mathrm{LDO} / 4 / 5 / 6 / 7}+300 \mathrm{mV}, \mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {SYS }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN12 }}=1.3 \mathrm{~V}, \mathrm{~V}_{\text {IN34 }}=\mathrm{V}_{\text {IN6 }}=\mathrm{V}_{\text {IN7 }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN5 }}=2.05 \mathrm{~V}$, $\mathrm{V}_{\mathrm{LDO} 1 / 2}=1.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 3 / 4}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO5}}=1.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{LDO6} / 7}=2.8 \mathrm{~V}$.) (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

OUTPUT VOLTAGE

| VL3/4_DO | LDO3/4 Dropout Voltage | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OUT }} \text { TARGET }-100 \mathrm{mV}, \\ & \text { lout }^{\text {OUR }} 300 \mathrm{~mA}, \mathrm{~V}_{\text {OUT_TARGET }}=2.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {SYS }}=3.8 \mathrm{~V} \end{aligned}$ | - | - | 200 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## CURRENT LIMIT

| I LIM_L3/4 | LDO3/4 Current Limit | $V_{\text {OUT }}+500 \mathrm{mV} \leq \mathrm{V}_{\text {IN34 }}$ and $\mathrm{V}_{\text {IN34 }}=2.0 \mathrm{~V}$ to <br> $5.5 \mathrm{~V}, \mathrm{~V}_{\text {SYS }}=3.8 \mathrm{~V}$ | 300 | 400 | 500 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| ILIM_H3/4 | LDO3/4 Current Limit | $V_{\text {OUT }}+500 \mathrm{mV} \leq \mathrm{V}_{\text {IN34 }}$ and $\mathrm{V}_{\text {IN34 }}=2.0 \mathrm{~V}$ to <br> $5.5 \mathrm{~V}, \mathrm{~V}_{\text {SYS }}=3.8 \mathrm{~V}$ | 525 | 650 | 775 | mA |

## OUTPUT PROTECTION

| UVP ${ }_{\text {L3/4_FL }}$ | LDO3/4 Falling UVP Output Threshold | $\mathrm{V}_{\text {SYS }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.8 \mathrm{~V}$ | 78 | 80 | 84 | $\begin{array}{\|c\|} \hline \text { \% of } \\ \mathrm{V} \text { _Target } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UVP ${ }_{\text {L3/4_RS }}$ | LDO3/4 Rising UVP Output Thresh- old | $\mathrm{V}_{\text {SYS }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.8 \mathrm{~V}$ | 88 | 90 | 94 | $\begin{array}{\|c\|} \hline \text { \% of } \\ \text { V_Target } \end{array}$ |
| $\mathrm{R}_{\text {L3/4_DCHG }}$ | Output Discharge Resistance |  | 80 | 100 | 120 | $\Omega$ |

LDO5
QUIESCENT CURRENT

| $\mathrm{IQ}_{\mathrm{L} 5}$ | Quiescent Current, No Load | lout <br> when LDO5 A total $\mathrm{V}_{\mathrm{SYS}}$ and $\mathrm{V}_{\text {IN5 }}$ current <br> are disabled. | - | 63 | 75 | $\mu \mathrm{~A}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |

OUTPUT VOLTAGE

| VO ${ }_{\text {L5_ACC }}$ | LDO5 Output Voltage Accuracy | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=5 \mathrm{~mA} \text { and } 300 \mathrm{~mA}, \mathrm{~V}_{\text {IN5 }}=\mathrm{V}_{\text {SYS }}=3.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V} \text { to } 3.4 \mathrm{~V} \end{aligned}$ | -2.0 | - | +2.0 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V L5_DO | LDO5 Dropout Voltage | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OUT }} \text { TARGET }-100 \mathrm{mV}, \\ & \text { lout }^{\text {OUR }} 300 \mathrm{~mA}, \mathrm{~V}_{\text {OUT_TARGET }}=1.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {SYS }}=3.8 \mathrm{~V} \end{aligned}$ | - | - | 200 | mV |

## CURRENT LIMIT

| ILIM_L5 | Current Limit | $V_{\text {OUT }}+500 \mathrm{mV} \leq \mathrm{V}_{\text {IN5 }}$ and $V_{\text {IN5 }}=2.0 \mathrm{~V}$ to <br> $5.5 \mathrm{~V}, \mathrm{~V}_{\text {SYS }}=3.8 \mathrm{~V}$ | 300 | 400 | 500 | mA |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| ILIM_H5 | Current Limit | $V_{\text {OUT }}+500 \mathrm{mV} \leq \mathrm{V}_{\text {IN5 }}$ and $V_{\text {IN5 }}=2.0 \mathrm{~V}$ to <br> $5.5 \mathrm{~V}, \mathrm{~V}_{\text {SYS }}=3.8 \mathrm{~V}$ | 525 | 650 | 775 | mA |

## OUTPUT PROTECTION

| UVP ${ }_{\text {L5_FL }}$ | LDO5 Falling UVP Output Threshold | $\mathrm{V}_{\mathrm{SYS}}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.8 \mathrm{~V}$ | 78 | 80 | 84 | $\begin{array}{\|c\|} \hline \text { \% of } \\ \text { V_Target } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UVP ${ }_{\text {L5_RS }}$ | LDO5 Rising UVP Output Threshold | $\mathrm{V}_{\mathrm{SYS}}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.8 \mathrm{~V}$ | 88 | 90 | 94 | $\begin{array}{\|c\|} \hline \text { \% of } \\ \text { V_Target } \end{array}$ |
| R L5_DCHG | Output Discharge Resistance |  | 80 | 100 | 120 | $\Omega$ |

LDO6/7
QUIESCENT CURRENT

| $\mathrm{IQ}_{\text {L6/7 }}$ | Quiescent Current, No Load | louT $=0$ A, total current on $V_{\text {SYS }}$ and $V_{\text {ING }}$ <br> or $V_{\text {IN7 }}$ when LDO6 or LDO7 is enabled and <br> all other LDOs are disabled. | - | 63 | 75 |
| :---: | :--- | :--- | :--- | :--- | :--- |

## OUTPUT VOLTAGE

| VO ${ }_{\text {L6/7_ACC }}$ | LDO6/7 Output Voltage Accuracy | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=5 \mathrm{~mA} \text { and } 300 \mathrm{~mA}, \mathrm{~V}_{\text {IN } 6 / 7}=\mathrm{V}_{\mathrm{SYS}}= \\ & 3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.5 \mathrm{~V} \text { to } 3.4 \mathrm{~V} \end{aligned}$ | -2.0 | - | +2.0 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VL6/7_DO | LDO6/7 Dropout Voltage | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {OUT }} \text { TARGET }-100 \mathrm{mV}, \\ & \text { lout }^{\text {O }} 300 \mathrm{~mA}, \mathrm{~V}_{\text {OUT_TARGET }}=2.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {SYS }}=3.8 \mathrm{~V} \end{aligned}$ | - | - | 300 | mV |

## FAN53870, FAN53871

ELECTRICAL CHARACTERISTICS (Minimum and maximum values are at $\mathrm{V}_{\text {SYS }}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \geq \mathrm{V}_{\text {OUT } 1 / 2}+1.6 \mathrm{~V}$; $\mathrm{V}_{\mathrm{IN} 12}=1.0 \mathrm{~V}$ to $2.0 \mathrm{~V} \& \geq \mathrm{V}_{\mathrm{LDO} 1 / 2}+200 \mathrm{mV}, \mathrm{V}_{\text {IN } 34 / 5 / 6 / 7}=1.9 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \geq \mathrm{V}_{\mathrm{LDO} / 4 / 5 / 6 / 7}+300 \mathrm{mV}, \mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {SYS }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN12 }}=1.3 \mathrm{~V}, \mathrm{~V}_{\text {IN34 }}=\mathrm{V}_{\text {IN6 }}=\mathrm{V}_{\text {IN7 }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN5 }}=2.05 \mathrm{~V}$, $\mathrm{V}_{\mathrm{LDO} 1 / 2}=1.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 3 / 4}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO5}}=1.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{LDO6} / 7}=2.8 \mathrm{~V}$.) (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CURRENT LIMIT |  |  |  |  |  |  |
| ILIM_L6/7 | LDO6/7 Current Limit | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}+500 \mathrm{mV} \leq \mathrm{V}_{\text {IN } 6 / 7} \text { and } \mathrm{V}_{\text {IN } 6 / 7}=2.0 \mathrm{~V} \\ & \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SYS}}=3.8 \mathrm{~V} \end{aligned}$ | 300 | 400 | 500 | mA |
| ILIM_H6/7 | LDO6/7 Current Limit | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}+500 \mathrm{mV} \leq \mathrm{V}_{\text {IN } 6 / 7} \text { and } \mathrm{V}_{\text {IN6/7 }}=2.0 \mathrm{~V} \\ & \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SYS}}=3.8 \mathrm{~V} \end{aligned}$ | 525 | 650 | 775 | mA |

## OUTPUT PROTECTION

| UVP L6/7_FL | LDO6/7 Falling UVP Output Thresh- <br> old | $\mathrm{V}_{\text {SYs }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.8 \mathrm{~V}$ | 78 | 80 | 84 | \% of <br> V_Target |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| UVP $_{\text {L6/7_RS }}$ | LDO6/7 Rising UVP Output Thresh- <br> old | $\mathrm{V}_{\text {SYS }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.8 \mathrm{~V}$ | 88 | 90 | 94 | \% of <br> V_Target |
| R $_{\text {L6/7_DCHG }}$ | Output Discharge Resistance |  | 80 | 100 | 120 | $\Omega$ |

## I/O LEVELS

| VIL | RESET_B Logic Low Threshold | FAN53870 |  |  | 0.4 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FAN53871 |  |  | 0.325 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | RESET_B Logic High Threshold | FAN53870 | 1.2 |  | $\mathrm{V}_{\mathrm{IN}}$ |  |
|  |  | FAN53871 | 0.825 |  | $\mathrm{V}_{\mathrm{IN}}$ |  |
| VoL_INT | Interrupt Pin Low Level | Isink $=5 \mathrm{~mA}$ | - | - | 0.3 | V |
| V ${ }_{\text {OH_INT }}$ | INT Pin (FAN53870) High Level | $\mathrm{V}_{\text {SYS }}=2.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$ | 1.7 | - | 1.9 | V |
| $\mathrm{I}_{\text {INT }}$ | Interrupt Pin Leakage | $\mathrm{V}_{\text {INT }}=\mathrm{V}_{\text {INT_B }}=5.5 \mathrm{~V}$ | - | - | 0.5 | uA |

IQ CONDITIONS

| $\mathrm{l}_{\text {Q VSYS_SD }}$ | Shutdown Supply Current | Current on $\mathrm{V}_{\mathrm{SYS}}$ when $=5.5 \mathrm{~V}$ and all xxx EN bits $=0, x x x$ SEQ bits $=000$, RESET_B $=$ SDA $=\bar{S} C L=$ Low, $T_{J}=85^{\circ} \mathrm{C}$ | - | - | 3.0 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {Q VIN12_SD }}$ | Shutdown Supply Current | Total current on $\mathrm{V}_{\mathrm{IN}_{12}}$ when $=2.0 \mathrm{~V}$ and all xxx_EN bits $=0, x x x$ SEQ bits $=000$, <br> RESET_B $=$ SDA $=\bar{S} C L=$ Low, $T_{J}=85^{\circ} \mathrm{C}$ | - | - | 1.5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Q VIN34_SD }}$ | Shutdown Supply Current | Current on $\mathrm{V}_{\text {IN34 }}$ when $=5.5 \mathrm{~V}$ and all xxx EN bits $=0, \mathrm{xxx}$ SEQ bits $=000$, RESET_B $=$ SDA $=\bar{S} C L=$ Low, $T J=85^{\circ} \mathrm{C}$ | - | - | 1.5 | $\mu \mathrm{A}$ |
| TQ VIN5/6/7_SD | Shutdown Supply Current | Current on $\mathrm{V}_{\text {IN5 }}$ or $\mathrm{V}_{\text {IN6 }}$ or $\mathrm{V}_{\text {IN7 }}$ when $=5.5 \mathrm{~V}$ and all $x x x$ EN bits $=0, x x x$ SEQ bits $=000$, RESET_B= SDA = SCL = Low, $\mathrm{T}_{\mathrm{J}}=85^{\circ} \mathrm{C}$ | - | - | 1.5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Q} \text { _STBY }}$ | Standby Supply Current - All LDOs enabled and no load. | Total current on $\mathrm{V}_{\text {SYS }}$ and all VINs when $\mathrm{V}_{\mathrm{SYS}}=\mathrm{V}_{\text {IN34 }}=\mathrm{V}_{\text {IN } 5}=\mathrm{V}_{\text {IN } 6}=5.5 \mathrm{~V}$ and $\mathrm{V}_{\text {IN12 }}=2.0 \mathrm{~V}$, RESET_B $=$ High, all $x x x$ _EN bits $=1, x x x \_S E Q=0 \overline{0} 0$ | - | 380 | 425 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SLP }}$ | Sleep Supply Current | Total current on $\mathrm{V}_{\text {SYS }}$ and all VINs when $\mathrm{V}_{\text {SYS }}=\mathrm{V}_{\text {IN34 }}=\mathrm{V}_{\text {IN5 }}=\mathrm{V}_{\text {IN6 }}=5.5 \mathrm{~V}$ and <br> $\mathrm{V}_{\text {IN12 }}=2.0 \mathrm{~V}$, RESET_B $=$ High, all xxx _EN bits $=0, x x x$ _SEQ $=0 \overline{0} 0$, no $I^{2} \mathrm{C}$ activity | - | 12 | 20 | $\mu \mathrm{A}$ |

$1^{2} \mathrm{C}$ TIMING AND PERFORMANCE *

| $\mathrm{V}_{\text {IL }}$ | SDA and SCL Logic Low threshold | FAN53870 | -0.5 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FAN53871 | -0.5 | - | 0.325 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | SDA and SCL Logic High threshold | FAN53870 | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 5.5 | V |
|  |  | FAN53871 | 0.825 | - | 5.5 |  |
| $\mathrm{V}_{\text {OL }}$ | SDA Logic Low Output | 3 mA Sink | - | - | 0.4 | V |
| IOL | SDA Sink Current |  | 20 | - | - | mA |

## FAN53870, FAN53871

ELECTRICAL CHARACTERISTICS (Minimum and maximum values are at $\mathrm{V}_{\mathrm{SYS}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \geq \mathrm{V}_{\text {OUT } 1 / 2}+1.6 \mathrm{~V}$; $\mathrm{V}_{\mathrm{IN} 12}=1.0 \mathrm{~V}$ to $2.0 \mathrm{~V} \& \geq \mathrm{V}_{\mathrm{LDO} 1 / 2}+200 \mathrm{mV}, \mathrm{V}_{\mathrm{IN} 34 / 5 / 6 / 7}=1.9 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \geq \mathrm{V}_{\mathrm{LDO} / 4 / 5 / 6 / 7}+300 \mathrm{mV}, \mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SYS}}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN12 }}=1.3 \mathrm{~V}, \mathrm{~V}_{\text {IN34 }}=\mathrm{V}_{\text {IN6 }}=\mathrm{V}_{\text {IN7 }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN5 }}=2.05 \mathrm{~V}$, $\mathrm{V}_{\mathrm{LDO} 1 / 2}=1.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 3 / 4}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO5}}=1.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{LDO6} / 7}=2.8 \mathrm{~V}$.) (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

$I^{2} \mathrm{C}$ TIMING AND PERFORMANCE *

| fSCL | SCL Clock Frequency | Fast Mode Plus | - | - | 1000 | kHz |
| :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| tBUF | Bus-Free Time Between STOP and <br> START Conditions | Fast Mode Plus | 0.5 | - | - | $\mu \mathrm{s}$ |
| tHD;STA | START or Repeated START Hold <br> Time | Fast Mode Plus | 260 | - | - | ns |
| tLOW | SCL LOW Period | Fast Mode Plus | 0.5 | - | - | $\mu \mathrm{s}$ |
| tHIGH | SCL HIGH Period | Fast Mode Plus | 260 | - | - | ns |
| tSU;STA | Repeated START Setup Time | Fast Mode Plus | 260 | - | - | ns |
| tSU;DAT | Data Setup Time | Fast Mode Plus | 50 | - | - | ns |
| tVD;DAT | Data Valid Time | Fast Mode Plus | - | - | 450 | ns |
| tVD;ACK | Data Valid Acknowledge Time | Fast Mode Plus | - | - | 450 | ns |
| tR | SDA and SCL Rise Time | Fast Mode Plus | - | - | 120 | ns |
| tF | SDA and SCL Fall Time | Fast Mode Plus | 15.5 V | - | 120 | ns |
| tSU;STO | Stop Condition Setup Time | Fast Mode Plus | 260 | - | - | ns |
| Ci | SDA and SCL Input Capacitance |  | - | - | 10 | pF |
| Cb | Capacitive Load for SDA and SCL |  | - | - | 550 | pF |
| tsP | Spike pulse width that input filter <br> must be suppress | SCL, SDA only | 0 | - | 50 | ns |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## Guarantee Levels:

*Guaranteed by Design Only. Not Characterized or Production Tested.

## FAN53870, FAN53871

SYSTEM CHARACTERISTICS (The following system specifications are guaranteed by design and are not performed in production testing. They reflect closed loop performance using the Recommended Layout and External Components. Minimum and maximum values are at $\mathrm{V}_{\mathrm{SYS}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \geq \mathrm{V}_{\mathrm{LDO} 1 / 2}+1.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 12}=1.0 \mathrm{~V}$ to $2.0 \mathrm{~V} \& \geq \mathrm{V}_{\mathrm{LDO} 1 / 2}+200 \mathrm{mV}, \mathrm{V}_{\mathrm{IN} 34 / 5 / 6 / 7}=1.9 \mathrm{~V}$ to 5.5 V \& $\mathrm{V}_{\text {IN } 34 / 5 / 6 / 7} \geq \mathrm{V}_{\mathrm{LDO} / 4 / 5 / 6 / 7}+300 \mathrm{mV}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SYS}}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN12 }}=$ $1.3 \mathrm{~V}, \mathrm{~V}_{\text {IN34 }}=\mathrm{V}_{\text {IN6 }}=\mathrm{V}_{\text {IN } 7}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 5}=2.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 1 / 2}=1.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 3 / 4}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO5}}=1.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{LDO6} / 7}=2.8 \mathrm{~V}$.)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDO1/2 <br> SOFT START |  |  |  |  |  |  |
| TSS_LDO12 | Startup Time | $\begin{aligned} & \text { EN bit }=1 \text { to } 90 \% \text { of } V_{\text {OUT }}(1.05 \mathrm{~V}), \\ & \text { IOUT }=10 \mathrm{~mA}, \text { COUT }=20 \mu \mathrm{~F} \end{aligned}$ | - | 400 | - | $\mu \mathrm{s}$ |

## PSRR \& NOISE

| PSRR ${ }_{\text {L1/2_VIN }}$ | Power Supply Rejection Ratio on VIN12 | $\mathrm{V}_{\text {IN12 }}=1.35 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN12 }}=1.0 \mu \mathrm{~F}$, $C_{\text {OUT } 1 / 2}=10 \mu \mathrm{~F}$, FREQ $=1 \mathrm{kHz}$ | - | 68 | - | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSRR ${ }_{\text {L1/2_Vs }}$ | Power Supply Rejection Ratio on VSYS | $\mathrm{V}_{\text {IN12 }}=1.35 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$, <br> $\mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN } 12}=1.0 \mu \mathrm{~F}$, <br> $C_{\text {OUT } 1 / 2}=10 \mu \mathrm{~F}$, FREQ $=1 \mathrm{kHz}$ | - | 70 | - | dB |
| PSRR ${ }_{\text {L1/2_VIN }}$ | Power Supply Rejection Ratio on VIN12 | $\begin{aligned} & \mathrm{V}_{\text {IN12 }}=1.35 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \\ & \mathrm{l}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN12 }}=1.0 \mu \mathrm{~F}, \\ & \mathrm{C}_{\text {OUT1/2 }}=10 \mu \mathrm{~F}, \text { FREQ }=10 \mathrm{kHz} \end{aligned}$ | - | 52 | - | dB |
| PSRR ${ }_{\text {L1/2_Vs }}$ | Power Supply Rejection Ratio on VSYS | $\mathrm{V}_{\mathrm{IN} 12}=1.35 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$, <br> IOUT $=150 \mathrm{~mA}, \mathrm{C}_{\text {IN12 }}=1.0 \mu \mathrm{~F}$, <br> Cout $1 / 2=10 \mu \mathrm{~F}$, FREQ $=10 \mathrm{kHz}$ | - | 57 | - | dB |
| PSRR ${ }_{\text {L1/2_VIN }}$ | Power Supply Rejection Ratio on VIN12 | $\begin{aligned} & \mathrm{V}_{\text {IN12 }}=1.35 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \\ & \mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN12 }}=1.0 \mu \mathrm{~F}, \\ & \mathrm{C}_{\text {OUT } 1 / 2}=10 \mu \mathrm{~F}, \mathrm{FREQ}=100 \mathrm{kHz} \end{aligned}$ | - | 34 | - | dB |
| PSRR ${ }_{\text {L1/2_Vs }}$ | Power Supply Rejection Ratio on VSYS | $\begin{aligned} & \mathrm{V}_{\text {IN12 }}=1.35 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \\ & \mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN12 }}=1.0 \mu \mathrm{~F}, \\ & \mathrm{C}_{\text {OUT } 1 / 2}=10 \mu \mathrm{~F}, \mathrm{FREQ}=100 \mathrm{kHz} \end{aligned}$ | - | 41 | - | dB |
| PSRR ${ }_{\text {L1/2_VIN }}$ | Power Supply Rejection Ratio on VIN12 | $\begin{aligned} & \mathrm{V}_{\text {IN12 }}=1.35 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \\ & \mathrm{l}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN12 }}=1.0 \mu \mathrm{~F}, \\ & \mathrm{C}_{\text {OUT } 1 / 2}=10 \mu \mathrm{~F}, \text { FREQ }=1 \mathrm{MHz} \end{aligned}$ | - | 30 | - | dB |
| PSRRRL1/2_Vs | Power Supply Rejection Ratio on VSYS | $\begin{aligned} & \mathrm{V}_{\text {IN12 }}=1.35 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \\ & \text { lout }=150 \mathrm{~mA}, \mathrm{C}_{\text {IN12 }}=1.0 \mu \mathrm{~F}, \\ & \mathrm{C}_{\text {OUT } 1 / 2}=10 \mu \mathrm{~F}, \text { FREQ }=1 \mathrm{MHz} \end{aligned}$ | - | 37 | - | dB |
| $\mathrm{V}_{\text {N_L } 1 / 2}$ | LDO1/2 Output Noise | FREQ: 10 Hz to 100 kHz , lout $=100 \mathrm{~mA}$ | - | 18 | - | uVrms |

REGULATION \& TRANSIENT PERFORMANCE

| REG ${ }_{\text {L1/2_LD }}$ | LDO Load Regulation | $\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$ to $800 \mathrm{~mA}, \mathrm{~V}_{\text {SYS }}=3.8 \mathrm{~V}$ | -0.001 | - | +0.001 | \%/mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REGGL1/2_LN | LDO Line Regulation | $\begin{aligned} & \mathrm{V}_{\mathrm{SYS}}=2.5 \mathrm{~V} \text { to } 4.5 \mathrm{~V} \& \mathrm{~V}_{\text {SYS }} \geq \mathrm{V}_{\text {OUT }}+ \\ & 1.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}+300 \mathrm{mV} \leq \mathrm{V}_{\text {IN12 }} \leq 2.0 \mathrm{~V}, \\ & \text { lout }=50 \mathrm{~mA} \end{aligned}$ | -0.10 | - | +0.10 | \% |
| $\mathrm{V}_{\text {L1/2 TR_LD }}$ | LDO Load Transient | $\begin{aligned} & l_{\text {OUT }}=1 \mathrm{~mA} \leftrightarrow 500 \mathrm{~mA}, 100 \mathrm{~mA} / \mathrm{us}, \\ & \mathrm{~V}_{\text {SYS }} \geq \mathrm{V}_{\text {OUT }}+1.6 \mathrm{~V} \end{aligned}$ | -40 | - | +40 | mV |

## SHORT CIRCUIT

| $\mathrm{T}_{\text {L12 SC_DEB }}$ | Default Short Circuit Debounce Timer |  | - | 1.0 | - | ms |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{T}_{\text {L12 SC_RST }}$ | Period from Short Circuit Shutdown to <br> Restart |  | - | 20 | - | ms |

LDO3/4
SOFT START

| TSS_L3/4 | Soft Start Time | LDO3_EN or LDO4_EN bit $=1$ to $90 \%$ <br> of $V_{\text {OUT }}=2.8 \mathrm{~V}, \mathrm{IOUT}^{2} 10 \mathrm{~mA}$, <br> $\mathrm{C}_{\text {IN }}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F}$ | - | 100 | - | $\mu \mathrm{s}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## FAN53870, FAN53871

SYSTEM CHARACTERISTICS (The following system specifications are guaranteed by design and are not performed in production testing. They reflect closed loop performance using the Recommended Layout and External Components. Minimum and maximum values are at $\mathrm{V}_{\mathrm{SYS}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \geq \mathrm{V}_{\mathrm{LDO} 1 / 2}+1.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN12}}=1.0 \mathrm{~V}$ to 2.0 V \& $\geq \mathrm{V}_{\mathrm{LDO} 1 / 2}+200 \mathrm{mV}, \mathrm{V}_{\mathrm{IN} 34 / 5 / 6 / 7}=1.9 \mathrm{~V}$ to 5.5 V \& $\mathrm{V}_{\text {IN } 34 / 5 / 6 / 7} \geq \mathrm{V}_{\mathrm{LDO} / 4 / 5 / 6 / 7}+300 \mathrm{mV}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SYS}}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN12 }}=$ $1.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 34}=\mathrm{V}_{\mathrm{IN6}}=\mathrm{V}_{\mathrm{IN} 7}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN5 }}=2.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 1 / 2}=1.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} / 4}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO5}}=1.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{LDO6} / 7}=2.8 \mathrm{~V}$.) (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## PSRR \& NOISE

| PSRR L3/4_VIN | Power Supply Rejection Ratio on VIN34 | $\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{C}_{\text {IN34 }}=1.0 \mu \mathrm{~F}$, $\mathrm{C}_{\text {OUT } 3 / 4}=2.2 \mu \mathrm{~F}$, FREQ $=1 \mathrm{kHz}$ | - | 89 | - | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSRR L3/4_Vs | Power Supply Rejection Ratio on VSYS | $\mathrm{l}_{\mathrm{OUT}}=50 \mathrm{~mA}, \mathrm{C}_{\mathrm{IN} 34}=1.0 \mu \mathrm{~F}$, $\mathrm{C}_{\text {OUT } 3 / 4}=2.2 \mu \mathrm{~F}$, FREQ $=1 \mathrm{kHz}$ | - | 85 | - | dB |
| PSRR L3/4_VIN | Power Supply Rejection Ratio on VIN34 | $\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{C}_{\text {IN34 }}=1.0 \mu \mathrm{~F}$, $\mathrm{C}_{\text {OUT } 3 / 4}=2.2 \mu \mathrm{~F}$, FREQ $=10 \mathrm{kHz}$ | - | 84 | - | dB |
| PSRR L3/4_Vs | Power Supply Rejection Ratio on VSYS | $\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{C}_{\text {IN34 }}=1.0 \mu \mathrm{~F}$, $\mathrm{C}_{\text {OUT } 3 / 4}=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=10 \mathrm{kHz}$ | - | 70 | - | dB |
| PSRR L34_VIN | Power Supply Rejection Ratio on VIN34 | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{C}_{\text {IN34 }}=1.0 \mu \mathrm{~F}, \\ & \mathrm{C}_{\text {OUT } 3 / 4}=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=100 \mathrm{kHz} \end{aligned}$ | - | 57 | - | dB |
| PSRR L34_VS | Power Supply Rejection Ratio on VSYS | $\begin{aligned} & \text { lout }=50 \mathrm{~mA}, \mathrm{C}_{\text {IN34 }}=1.0 \mu \mathrm{~F}, \\ & \mathrm{C}_{\text {OUT } 3 / 4}=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=100 \mathrm{kHz} \end{aligned}$ | - | 52 | - | dB |
| PSRR L3/4_VIN | Power Supply Rejection Ratio on VIN34 | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}, \mathrm{C}_{\text {IN34 }}=1.0 \mu \mathrm{~F}, \\ & \mathrm{C}_{\text {OUT } 3 / 4}=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=1 \mathrm{MHz} \end{aligned}$ | - | 40 | - | dB |
| PSRR L3/4_VS | Power Supply Rejection Ratio on VSYS | $\mathrm{I}_{\mathrm{OUT}}=50 \mathrm{~mA}, \mathrm{C}_{\text {IN } 34}=1.0 \mu \mathrm{~F}$, $\mathrm{C}_{\text {OUT } 3 / 4}=2.2 \mu \mathrm{~F}$, FREQ $=1 \mathrm{MHz}$ | - | 36 | - | dB |
| $\mathrm{V}_{\text {N_L34 }}$ | LDO3/4 Output Noise | FREQ: 10 Hz to 100 kHz , Iout $=300 \mathrm{~mA}$ | - | 14 | - | uVRMS |

## REGULATION \& TRANSIENT PERFORMANCE

| REG ${ }_{\text {L3/4_LD }}$ | LDO Load Regulation | $\begin{aligned} & \mathrm{l}_{\text {OUT }}=100 \mu \mathrm{~A} \text { to } 300 \mathrm{~mA}, \mathrm{~V}_{\text {SYS }}= \\ & \mathrm{VIN} 34=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.8 \mathrm{~V} \end{aligned}$ | -0.001 | - | +0.001 | \%/mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REG ${ }_{\text {L3/4_LN }}$ | LDO Line Regulation | $\mathrm{V}_{\mathrm{SYS}}, \mathrm{V}_{\text {IN34 }}=2.5$ to 5.5 V and $\mathrm{V}_{\mathrm{SYS}}$, <br> $\mathrm{V}_{\text {IN34 }} \cdot \mathrm{V}_{\text {OUT }}+500 \mathrm{mV}$, $\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA}$ | -0.1 | - | +0.1 | \% |
|  |  | $\mathrm{V}_{\mathrm{SYS}}, \mathrm{V}_{\text {IN34 }}=2.5$ to 5.5 V and $\mathrm{V}_{\mathrm{SYS}}$, <br> $\mathrm{V}_{\text {IN34 }} \geq \mathrm{V}_{\text {OUT }}+500 \mathrm{mV}, \mathrm{I}_{\text {OUT }}=300 \mathrm{~mA}$ | -0.1 | - | +0.3 |  |
| $\mathrm{V}_{\text {L3/4 TR_LD }}$ | LDO Load Transient | $\begin{aligned} & \text { lout }=1 \mathrm{~mA} \leftrightarrow 200 \mathrm{~mA}, 100 \mathrm{~mA} / \mathrm{us}, \\ & \mathrm{~V}_{\text {SYS }}=\mathrm{V}_{\text {IN } 34}=3.8 \mathrm{~V} \end{aligned}$ | -40 | - | +40 | mV |

## SHORT CIRCUIT

| TL3/4 SC_DEB | Short Circuit Debouncer Timer |  | - | 1.0 | - | ms |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TLDO34 SC_RST | Period from Short Circuit Shutdown to <br> Restart |  | - | 20 | - | ms |

LDO5

## SOFT START

| TSS_L5 | Soft Start Time | LDO5_EN bit $=1$ to $90 \%$ of $\mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}$, <br> IOUT $=10 \mathrm{~mA}, \mathrm{C}_{\text {IN }}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F}$ | - | 100 | - | $\mu \mathrm{s}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |

## PSRR \& NOISE

| PSRR ${ }_{\text {L5_VIN }}$ | Power Supply Rejection Ratio on VIN5 | FREQ $=1 \mathrm{kHz}$ | - | 72 | - | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSRR ${ }_{\text {L5_Vs }}$ | Power Supply Rejection Ratio on VSYS | FREQ $=1 \mathrm{kHz}$ | - | 81 | - | dB |
| PSRR ${ }_{\text {L5_H_VIN }}$ | Power Supply Rejection Ratio on VIN5 | $\begin{aligned} & \text { IOUT }=150 \mathrm{~mA}, \text { FREQ }=1 \mathrm{kHz}, \\ & \mathrm{C}_{\text {IN }}=1.0 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=2.2 \mu \mathrm{~F}, \mathrm{~V}_{\text {IN5 }}=3.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V} \end{aligned}$ | - | 80 | - | dB |
| PSRR ${ }_{\text {L5_HV_Vs }}$ | Power Supply Rejection Ratio on VSYS | $\begin{aligned} & \text { IOUT }=150 \mathrm{~mA}, \text { FREQ }=1 \mathrm{kHz}, \\ & \mathrm{C}_{\text {IN }}=1.0 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=2.2 \mu \mathrm{~F}, \mathrm{~V}_{\text {IN5 }}=3.8 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V} \end{aligned}$ | - | 82 | - | dB |
| PSRR ${ }_{\text {L5_VIN }}$ | Power Supply Rejection Ratio on VIN5 | $\begin{aligned} & \text { lout }=150 \mathrm{~mA}, \mathrm{C}_{\text {IN5 }}=1.0 \mu \mathrm{~F}, \\ & \mathrm{C}_{\text {OUT5 }}=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=10 \mathrm{kHz} \end{aligned}$ | - | 60 | - | dB |

## FAN53870, FAN53871

SYSTEM CHARACTERISTICS (The following system specifications are guaranteed by design and are not performed in production testing. They reflect closed loop performance using the Recommended Layout and External Components. Minimum and maximum values are at $\mathrm{V}_{\mathrm{SYS}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \geq \mathrm{V}_{\mathrm{LDO} 1 / 2}+1.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN12}}=1.0 \mathrm{~V}$ to 2.0 V \& $\geq \mathrm{V}_{\mathrm{LDO} 1 / 2}+200 \mathrm{mV}, \mathrm{V}_{\mathrm{IN} 34 / 5 / 6 / 7}=1.9 \mathrm{~V}$ to 5.5 V \& $\mathrm{V}_{\text {IN } 34 / 5 / 6 / 7} \geq \mathrm{V}_{\mathrm{LDO} / 4 / 5 / 6 / 7}+300 \mathrm{mV}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SYS}}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN12 }}=$ $1.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 34}=\mathrm{V}_{\mathrm{IN} 6}=\mathrm{V}_{\mathrm{IN} 7}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN } 5}=2.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 1 / 2}=1.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 3 / 4}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO5}}=1.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{LDO6} / 7}=2.8 \mathrm{~V}$.) (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## PSRR \& NOISE

| PSRR ${ }_{\text {L5_Vs }}$ | Power Supply Rejection Ratio on VSYS | $\begin{aligned} & \text { lout }=150 \mathrm{~mA}, \mathrm{C}_{\text {IN5 }}=1.0 \mu \mathrm{~F}, \\ & \mathrm{C}_{\text {OUT5 }}=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=10 \mathrm{kHz} \end{aligned}$ | - | 67 | - | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSRR L5_VIN | Power Supply Rejection Ratio on VIN5 | $\mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN } 5}=1.0 \mu \mathrm{~F}$, $\mathrm{C}_{\text {OUT5 }}=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=100 \mathrm{kHz}$ | - | 40 | - | dB |
| PSRR L5_vs | Power Supply Rejection Ratio on VSYS | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN5 }}=1.0 \mu \mathrm{~F}, \\ & \mathrm{C}_{\text {OUT5 }}=2.2 \mu \mathrm{~F}, \text { FREQ }=100 \mathrm{kHz} \end{aligned}$ | - | 57 | - | dB |
| $\mathrm{PSRR}_{\text {L5_VIN }}$ | Power Supply Rejection Ratio on VIN5 | $\begin{aligned} & \text { lout }=150 \mathrm{~mA}, \mathrm{C}_{\text {IN5 }}=1.0 \mu \mathrm{~F}, \\ & \mathrm{C}_{\text {OUT5 }}=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=1 \mathrm{MHz} \end{aligned}$ | - | 26 | - | dB |
| PSRR ${ }_{\text {L5_Vs }}$ | Power Supply Rejection Ratio on VSYS | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN5 }}=1.0 \mu \mathrm{~F}, \\ & \mathrm{C}_{\text {OUT5 }}=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=1 \mathrm{MHz} \end{aligned}$ | - | 36 | - | dB |
| $\mathrm{V}_{\mathrm{N} \text { _L5 }}$ | LDO5 Output Noise | FREQ: 10 Hz to 100 kHz , IOUT $=300 \mathrm{~mA}$ | - | 14 | - | $\mu$ VRMS |

REGULATION \& TRANSIENT PERFORMANCE

| REGL5_LD | LDO Load Regulation | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=100 \mu \mathrm{~A} \text { to } 300 \mathrm{~mA}, \mathrm{~V}_{\mathrm{SYS}}=\mathrm{V}_{\text {IN5 }}= \\ & 3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V} \end{aligned}$ | -0.001 | - | +0.001 | \%/mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REGGL_LN | LDO Line Regulation | $\mathrm{V}_{\mathrm{SYS}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN5 }}=2.0 \mathrm{~V}$ to 5.5 V , and $\mathrm{V}_{\mathrm{SYS}}, \mathrm{V}_{\text {IN } 5} \geq \mathrm{V}_{\text {OUT }}+500 \mathrm{mV}$, <br> IOUT $=50 \mathrm{~mA}$ | -0.1 | - | +0.1 | \% |
|  |  | $\mathrm{V}_{\mathrm{SYS}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN5 }}=2.0 \mathrm{~V}$ to 5.5 V , and $\mathrm{V}_{\mathrm{SYS}}, \mathrm{V}_{\text {IN } 5} \geq \mathrm{V}_{\text {OUT }}+500 \mathrm{mV}$, <br> IOUT $=300 \mathrm{~mA}$ | -0.1 | - | +0.4 |  |
| $\mathrm{V}_{\text {L5 TR_LD }}$ | LDO Load Transient | $\begin{aligned} & l_{\text {OUT }}=1 \mathrm{~mA} \leftrightarrow 200 \mathrm{~mA}, 100 \mathrm{~mA} / \mathrm{us}, \\ & \mathrm{~V}_{\text {SYS }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN } 5}=2.05 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V} \end{aligned}$ | -40 | - | +40 | mV |

## SHORT CIRCUIT

| TLL SC_DEB | Short Circuit Debouncer Timer |  | - | 1.0 | - | ms |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| TLDO5 SC_RST | Period from Short Circuit Shutdown to <br> Restart |  | - | 20 | - | ms |

LDO6/7
SOFT START

| TSS_L6/7 | Soft Start Time | LDO6_EN or LDO7_EN bit = 1 to $90 \%$ of $\mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}$, IOUT $=10 \mathrm{~mA}, \mathrm{C}_{\text {IN }}=1 \mu \mathrm{~F}$, $\mathrm{C}_{\text {OUT }}=4.7 \mu \mathrm{~F}$ | - | 100 | - | $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## PSRR \& NOISE

| PSRR L6/7_VIN | Power Supply Rejection Ratio on VIN6/7 | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \text { FREQ }=1 \mathrm{kHz}, \\ & \mathrm{C}_{\text {IN }}=1.0 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=2.2 \mu \mathrm{~F}, \\ & \mathrm{~V}_{\text {IN } / 7}=2.05 \mathrm{~V}, \mathrm{~V}_{\text {SYS }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V} \end{aligned}$ | - | 80 | - | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSRR L6/7_vs | Power Supply Rejection Ratio on VSYS | IOUT $=150 \mathrm{~mA}$, FREQ $=1 \mathrm{kHz}$, <br> $\mathrm{C}_{\text {IN }}=1.0 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=2.2 \mu \mathrm{~F}$, <br> $\mathrm{V}_{\text {IN } 6 / 7}=2.05 \mathrm{~V}, \mathrm{~V}_{\text {SYS }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}$ | - | 72 | - | dB |
| PSRR ${ }_{\text {L6/ }}$ <br> 7_HV_VIN | Power Supply Rejection Ratio on VIN6/7 | $\mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN6 } / 7}=1.0 \mu \mathrm{~F}$, Coutb/7 $=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=1 \mathrm{kHz}$ | - | 75 | - | dB |
| $\begin{aligned} & \hline \text { PSRR }_{\text {L6/ }} \\ & \text { 7_HV_VS } \end{aligned}$ | Power Supply Rejection Ratio on VSYS | $\mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN } 6 / 7}=1.0 \mu \mathrm{~F}$, $\mathrm{C}_{\text {OUT6/7 }}=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=1 \mathrm{kHz}$ | - | 75 | - | dB |
| PSRR ${ }_{\text {L6/ }}$ <br> 7_HV_VIN | Power Supply Rejection Ratio on VIN6/7 | $\mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN } 6 / 7}=1.0 \mu \mathrm{~F}$, Cout6/7 $=2.2 \mu \mathrm{~F}$, FREQ $=10 \mathrm{kHz}$ | - | 70 | - | dB |
| $\begin{aligned} & \hline \text { PSRR }_{\text {L6/ }} \\ & \text { 7_HV_VS } \end{aligned}$ | Power Supply Rejection Ratio on VSYS | $\mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN } 6 / 7}=1.0 \mu \mathrm{~F}$, $\mathrm{C}_{\text {OUT6/7 }}=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=10 \mathrm{kHz}$ | - | 70 | - | dB |

## FAN53870, FAN53871

SYSTEM CHARACTERISTICS (The following system specifications are guaranteed by design and are not performed in production testing. They reflect closed loop performance using the Recommended Layout and External Components. Minimum and maximum values are at $\mathrm{V}_{\mathrm{SYS}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V} \& \geq \mathrm{V}_{\mathrm{LDO} 1 / 2}+1.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 12}=1.0 \mathrm{~V}$ to 2.0 V \& $\geq \mathrm{V}_{\mathrm{LDO} 1 / 2}+200 \mathrm{mV}, \mathrm{V}_{\mathrm{IN} 34 / 5 / 6 / 7}=1.9 \mathrm{~V}$ to 5.5 V \& $\mathrm{V}_{\text {IN } 34 / 5 / 6 / 7} \geq \mathrm{V}_{\mathrm{LDO} / 4 / 5 / 6 / 7}+300 \mathrm{mV}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SYS}}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN12 }}=$ $1.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 34}=\mathrm{V}_{\mathrm{IN6}}=\mathrm{V}_{\mathrm{IN} 7}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {IN5 }}=2.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 1 / 2}=1.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 3 / 4}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 5}=1.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{LDO6} / 7}=2.8 \mathrm{~V}$.) (continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## PSRR \& NOISE

| PSRR ${ }_{\text {L6/ }}$ <br> 7 HV VIN | Power Supply Rejection Ratio on VIN6/7 | $\mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN } / 7}=1.0 \mu \mathrm{~F}$, <br> $C_{\text {OUT6/7 }}=2.2 \mu \mathrm{~F}$, FREQ $=100 \mathrm{kHz}$ | - | 53 | - | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PSRR }_{\text {L6/ }} \\ & 7 \mathrm{HV} \mathrm{VS} \end{aligned}$ | Power Supply Rejection Ratio on VSYS | $\mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\text {IN6/7 }}=1.0 \mu \mathrm{~F}$, $C_{\text {OUT6/7 }}=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=100 \mathrm{kHz}$ | - | 46 | - | dB |
| PSRR ${ }_{\text {L6/ }}$ <br> 7 HV VIN | Power Supply Rejection Ratio on VIN6/7 | $\mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}, \mathrm{C}_{\mathrm{IN} / 7 / 7}=1.0 \mu \mathrm{~F}$, $\mathrm{C}_{\text {OUT6/7 }}=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=1 \mathrm{MHz}$ | - | 40 | - | dB |
| PSRR ${ }^{\text {L6/ }}$ 7 HV vs | Power Supply Rejection Ratio on VSYS | IOUT $=150 \mathrm{~mA}, \mathrm{C}_{\text {IN } 6 / 7}=1.0 \mu \mathrm{~F}$, $\mathrm{C}_{\text {OUT6 } / 7}=2.2 \mu \mathrm{~F}, \mathrm{FREQ}=1 \mathrm{MHz}$ | - | 33 | - | dB |
| $\mathrm{V}_{\mathrm{N} \text { L6/7 }}$ | LDO6/7 Output Noise | FREQ: 10 Hz to 100 kHz , I ${ }_{\text {OUT }}=300 \mathrm{~mA}$ | - | 40 | - | $\mu$ VRMS |

## REGULATION \& TRANSIENT PERFORMANCE

| REG ${ }_{\text {L6/7_LD }}$ | LDO Load Regulation | $\begin{aligned} & \mathrm{l}_{\text {OUT }}=100 \mu \mathrm{~A} \text { to } 300 \mathrm{~mA}, \mathrm{~V}_{\text {SYS }}= \\ & \mathrm{V}_{\text {IN6 } / 7}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.8 \mathrm{~V} \end{aligned}$ | -0.001 | - | +0.001 | \%/mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REG ${ }_{\text {L6/7_LN }}$ | LDO Line Regulation | $\begin{aligned} & \mathrm{V}_{\text {SYS }}=2.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN6/7 }}=2.0 \mathrm{~V} \text { to } \\ & 5.5 \mathrm{~V} \text {, and } \mathrm{V}_{\text {SYS }}, \mathrm{V}_{\text {IN6/7 }} \geq \mathrm{V}_{\text {OUT }}+500 \mathrm{mV}, \\ & \mathrm{l}_{\text {OUT }}=50 \mathrm{~mA} \end{aligned}$ | -0.1 | - | +0.1 | \% |
|  |  | $\mathrm{V}_{\mathrm{SYS}}=2.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN } 6 / 7}=2.0 \mathrm{~V}$ to 5.5 V , and $\mathrm{V}_{\mathrm{SYS}}, \mathrm{V}_{\mathrm{IN} 6 / 7} \geq \mathrm{V}_{\mathrm{OUT}}+500 \mathrm{mV}$, IOUT $=300 \mathrm{~mA}$ | -0.1 | - | +0.5 |  |
| VL6/7 TR_LD | LDO Load Transient | $\begin{aligned} & \mathrm{l}_{\text {OUT }}=1 \mathrm{~mA} \leftrightarrow 200 \mathrm{~mA}, 100 \mathrm{~mA} / \mathrm{us}, \\ & \mathrm{~V}_{\text {SYS }}=\mathrm{V}_{\text {IN } 6 / 7}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.8 \mathrm{~V} \end{aligned}$ | -40 | - | +40 | mV |

SHORT CIRCUIT

| TL6/7 SC_DEB | Short Circuit Debouncer Timer |  | - | 1.0 | - | ms |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| TLDO6/7 SC_RST | Period from Short Circuit Shutdown to <br> Restart |  | - | 20 | - | ms |

THERMAL PROTECTION

| $\mathrm{T}_{\text {WRN }}$ | Thermal Warning |  | - | 125 | - | ${ }^{\circ} \mathrm{C}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{T}_{\text {SD }}$ | Thermal Shutdown |  | - | 140 | - | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {HYS }}$ | Thermal Hysteresis for TSD and TWRN |  | - | 15 | - | ${ }^{\circ} \mathrm{C}$ |

## FAN53870, FAN53871

## TYPICAL CHARACTERISTICS

(UNLESS OTHERWISE NOTED, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SYS}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 12}=1.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 34}, \mathrm{~V}_{\mathrm{IN6} 6}, \mathrm{~V}_{\mathrm{IN} 7}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 5}=2.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 1 / 2}=1.05 \mathrm{~V}$,
$\mathrm{V}_{\text {LDO3 } / 4}=2.8 \mathrm{~V}, \mathrm{~V}_{\text {LDO5 }}=1.8 \mathrm{~V}$ AND $\mathrm{V}_{\text {LDO6/7 }}=2.8 \mathrm{~V}$, RECOMMENDED LAYOUT AND EXTERNAL COMPONENTS.)


Figure 4. LDO1/2 Output Regulation vs. Load Current and Input Voltage, $\mathrm{V}_{\text {OUT }}=1.05 \mathrm{~V}$


Figure 6. LDO5 Output Regulation vs. Load Current and Input Voltage, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$


Figure 8. LDO1/2 Dropout Voltage vs. Target Output Voltage and Temperature, $\mathrm{I}_{\text {OUt }}=800 \mathrm{~mA}$


Figure 5. LDO3/4 Output Regulation vs. Load Current and Input Voltage, $\mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}$


Figure 7. LDO6/7 Output Regulation vs. Load Current and Input Voltage, $\mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}$


Figure 9. LDO3/4/5 Dropout Voltage vs. Target Output Voltage and Temperature, I ${ }_{\text {OUT }}=300 \mathrm{~mA}$

TYPICAL CHARACTERISTICS (CONTINUED)
(UNLESS OTHERWISE NOTED, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SYS}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN12}}=1.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 34}, \mathrm{~V}_{\mathrm{IN6} 6}, \mathrm{~V}_{\mathrm{IN} 7}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 5}=2.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 1 / 2}=1.05 \mathrm{~V}$, $\mathrm{V}_{\mathrm{LDO} / 4}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO5}}=1.8 \mathrm{~V}$ AND $\mathrm{V}_{\text {LDO6 } / 7}=2.8 \mathrm{~V}$, RECOMMENDED LAYOUT AND EXTERNAL COMPONENTS.)


Figure 10. LDO6/7 Dropout Voltage vs. Target Output Voltage and Temperature, $\mathrm{I}_{\text {OUT }}=\mathbf{3 0 0} \mathrm{mA}$


Figure 12. LDO3/4 PSRR vs. Frequency, 50 mA Load


Figure 14. LDO6/7 PSRR vs. Frequency, 150 mA Load


Figure 11. LDO1/2 PSRR vs. Frequency, 150 mA Load


Figure 13. LDO5 PSRR vs. Frequency, 150 mA Load


Figure 15. LDO1/2 Output Noise vs. Frequency, 100 mA Load

## FAN53870, FAN53871

TYPICAL CHARACTERISTICS (CONTINUED)
(UNLESS OTHERWISE NOTED, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SYS}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 12}=1.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 34}, \mathrm{~V}_{\mathrm{IN6} 6}, \mathrm{~V}_{\mathrm{IN} 7}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 5}=2.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 1 / 2}=1.05 \mathrm{~V}$,
$\mathrm{V}_{\text {LDO3 } / 4}=2.8 \mathrm{~V}, \mathrm{~V}_{\text {LDO5 }}=1.8 \mathrm{~V}$ AND $\mathrm{V}_{\text {LDO6/7 }}=2.8 \mathrm{~V}$, RECOMMENDED LAYOUT AND EXTERNAL COMPONENTS.)


Figure 16. LDO3/4 Output Noise vs. Frequency, 300 mA Load


Figure 18. LDO6/7 Output Noise vs. Frequency, 300 mA Load


Figure 20. LDO3/4 Load Transient, $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}, 1 \mathrm{~mA} \leftrightarrow 200 \mathrm{~mA}, 2 \mu \mathrm{~s}$ Edge


Figure 17. LDO5 Output Noise vs. Frequency, 300 mA Load


Figure 19. LDO1/2 Load Transient, $\mathrm{V}_{\mathrm{IN}}=1.3 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.05 \mathrm{~V}, 1 \mathrm{~mA} \leftrightarrow 500 \mathrm{~mA}, 5 \mu \mathrm{~s}$ Edge


Figure 21. LDO5 Load Transient, $\mathrm{V}_{\mathrm{IN}}=2.05 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}$ $=1.8 \mathrm{~V}, 1 \mathrm{~mA} \leftrightarrow 200 \mathrm{~mA}, 2 \mu \mathrm{~s}$ Edge

TYPICAL CHARACTERISTICS (CONTINUED)
(UNLESS OTHERWISE NOTED, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SYS}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN12}}=1.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 34}, \mathrm{~V}_{\mathrm{IN6} 6}, \mathrm{~V}_{\mathrm{IN} 7}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 5}=2.05 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO} 1 / 2}=1.05 \mathrm{~V}$, $\mathrm{V}_{\mathrm{LDO} / 4}=2.8 \mathrm{~V}, \mathrm{~V}_{\text {LDO5 }}=1.8 \mathrm{~V}$ AND $\mathrm{V}_{\text {LDO6 } / 7}=2.8 \mathrm{~V}$, RECOMMENDED LAYOUT AND EXTERNAL COMPONENTS.)


Figure 22. LDO6/7 Load Transient, $\mathrm{V}_{\mathbf{I N}}=3.8 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}, 1 \mathrm{~mA} \leftrightarrow 200 \mathrm{~mA}, 2 \boldsymbol{\mu}$ Edge

## FUNCTIONAL SPECIFICATIONS

## Device Operation

## Overview

The FAN53870 micro Power Management IC(PMIC) is optimized to supply different sub systems of battery powered mobile applications. It integrates seven low-dropout regulators: two high current LDOs, three ultra low noise / high PSRR LDOs, two general purpose LDOs.

The features of the FAN53870 can be programmed through an $\mathrm{I}^{2} \mathrm{C}$ interface.

## Under Voltage Lockout (UVLO)

When enabling, if VSYS is above Power-On Reset (POR) voltage but below its UVLO rising threshold, or if VINs of the LDOs are below their UVLO rising threshold, the assigned UVLO interrupt bit and UVLO status bit will be set, and the Interrupt pin asserted. The UVLO status bit remains set as long as the input voltage is below its UVLO rising threshold.

When VSYS or VINs fall below their UVLO falling threshold, the LDO(s) will shut down, an UVLO interrupt will be declared. The UVLO status bit remains set until the input voltage rises above its UVLO rising threshold, and the LDO(s) performs startup immediately.

The suspend bits will be set upon shutdown. The LDO(s) will stay in shutdown for a minimum of 20 ms and then attempt a restart if VSYS or VINs have risen above their UVLO rising threshold. The suspend bits are cleared upon restart. The LDO(s) will be disabled permanently after the 4th UVLO fault.

## Thermal Management

When the die temperature rises to a nominal $125^{\circ} \mathrm{C}$, the thermal Warning status bit will be set to " 1 " and remain set until the die temperature drops to a nominal $110^{\circ} \mathrm{C}$.

If the die temperature continues to rise to a nominal $140^{\circ} \mathrm{C}$, a Thermal Shutdown event is activated, all the LDOs are disabled, the Thermal Shutdown interrupt bit is set but $I^{2} \mathrm{C}$ communication remains. The Thermal Shutdown status bit is also set and will remain set as long as the device is above the Thermal Warning temperature. The chip suspend bit is set upon shutdown.

After the die temperature falls below the Thermal Warning threshold, the Thermal Shutdown status and chip suspend bits will be cleared, and the device will return to the operating conditions prior to the thermal shutdown event.

## Enabling / Disabling

The FAN53870 LDOs can be enabled and disabled independently with the LDOx_EN bits in the ENABLE register.

To enable FAN53870 LDOs, with RESET_B pin high, set the LDOx_EN bits to "1". The FAN53870 LDOs have internal soft-start, which limits the inrush current to the ILIM setting. The LDOs will ignore faults during the first 1.5 ms at startup. After 1.5 ms , if the LDO output fails to
reach the UVP rising threshold, an UVP fault will be declared.
To disable the FAN53870 LDOs, set the LDOx_EN bits to " 0 ". The active discharge feature is enabled by default, with which, an $100 \Omega$ resister is connected between VOUT and GND to discharge the output capacitors when the LDOx_en bits are set to " 0 ".

To do a global shutdown of all LDOs, set RESET_B pin low.

## Over-current Protection (OCP)

The LDOs are protected from excessive load and short-circuit. The current limit level can be programmed through the $\mathrm{I}^{2} \mathrm{C}$ interface.

When an over-load event occurs, the current is automatically limited to the programmed current limit. And once the current limit is detected, the associated OCP status bit is set, and if the LDO remains in current limit for more than 1 ms , the OCP interrupt bit will be set, and the Interrupt pin asserted. Then the LDO will shut down permanently without attempting any restart, meanwhile the associated suspend bit is set and status bit is cleared.
The OCP debounce timer is programmable through $\mathrm{I}^{2} \mathrm{C}$. Hiccup mode option is also available for OCP, which can be accommodated by contacting an onsemi representative.

## Under Voltage Protection (UVP)

If the output voltage falls approximately $20 \%$ ( $10 \%$ for LDO1/2) below the target VOUT, the associated UVP status bit will be set. If the fault persists for more than $50 \mu \mathrm{~s}$, the UVP interrupt bit will be set, and the Interrupt pin asserted. The LDO will then be disabled, the associated status bit is cleared and the suspend bit is set. The interrupt bit will be cleared upon a read of the bit.

The LDO will attempt a restart in 20 ms and the suspend bit will be reset to " 0 " upon restart. And after the 4th UVP fault, the LDO shuts down permanently.

## 4-Fault Shutdown

To prevent repetitive starting and faulting of an LDO or of the IC itself, detection of 4 failures will result in a permanent shutdown of the LDO, or if it is a system fault, the entire IC will shut down permanently.
Individual LDO Fault: the LDO will be latched-off after the 4th individual LDO fault (any combination of UVP, and/or OCP, and/or VINx UVLO), and the LDOx_EN bit will be cleared. In order to clear the latch-off and re-enable the LDOs, set the LDOx_EN bits to " 1 ".

Chip Fault: all the LDOs will be latched-off after the 4th chip fault (any combination of Thermal Shutdown, and/or VSYS UVLO) with all the LDOx_EN bits cleared. In order to clear the latch-off, RESET_B pin needs to be pulled low.

## Reset

When the RESET_B pin is pulled LOW, the INTERRUPTx and STATUSx bits will be cleared. All the other registers will remain set to their programmed values, but $\mathrm{I}^{2} \mathrm{C}$ communication with the device is disabled. Additionally, all internal fault counters will reset to 0 .

When the RESET_B pin is pulled HIGH, the $\mathrm{I}^{2} \mathrm{C}$ block is turned on. The Reset_B pin should not be asserted high while there is data transmission on the $\mathrm{I}^{2} \mathrm{C}$ bus. This will ensure the FAN53870 doesn't mis-interpret a logic low on SDA as a falling edge and inadvertently create a "Start" condition, and unintended data written to the FAN53870 registers. It is recommended that the FAN53870 is enabled when there is a brief break in $\mathrm{I}^{2} \mathrm{C}$ data transmissions.

The SOFT_RESET bits in the RESET register can be used to clear all registers to their default values.

## Power Up/Down Sequence

Power up and power down sequence can be programmed and controlled with the dedicated registers xxxx_SEQ and SEQUENCING.

If an LDO faults during a start-up sequence, the other LDOs will still be starting up in their assigned time slot. The xxxx_SEQ register bits for the faulted LDO will remain set to the previously values. The system can then attempt to start the faulted LDO in another sequence by setting the SEQ_CONTROL bits to " 01 " or by clearing the xxxx_SEQ bits to " 000 " and writing a " 1 " to the enable bit for the faulted LDO.

## No Fault Shutdown

FAN53870 provides a "No Fault Shutdown" feature, which prevents LDOs from shutting down during an OCP or UVP event . It is activated by setting the FLT_SD_B bit in RESET register to " 1 ".

By setting FLT_SD_B to " 1 ", it prevents the shutdown during an OCP or UVP event, but not during LDO VIN UVLO event. With FLT_SD_B=1, when LDO VIN UVLO, OCP or OVP event occurs, the interrupt and status bits will still indicate the fault has occurred, but the fault counter will not be incremented.

## $1^{2} C$ Functionality

## $I^{2} C$ Interface

The FAN53870 serial interface is compatible with Standard, Fast and Fast Plus Mode $I^{2} \mathrm{C}$ Bus specifications. The SCL line is an input and its SDA line is a bi-directional open-drain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

Please refer to the Reset section for guidance on RESET_B LOW to HIGH pin timing for proper enabling of the $\mathrm{I}^{2} \mathrm{C}$ block.

## I2C Slave Address

The default $\mathrm{I}^{2} \mathrm{C}$ slave address is shown in Table 3. The LSB of the address byte is used as the read/write bit and is not included in the 7 bit Hex, Decimal or Binary value as shown in Table 3. Table 4 is an example (using the FAN53870) to show the location of the R/W bit.

The $I^{2} \mathrm{C}$ address can also be changed by setting in the I2C_ADDR_SEL register.

Other default slave addresses can be accommodated by contacting an onsemi representative.

Table 3. ${ }^{2}{ }^{2} \mathrm{C}$ SLAVE ADDRESS

| Device | Hex | Decimal | 7 bit Binary |
| :---: | :---: | :---: | :---: |
| FAN53870 | 7'h35 | 53d | 0110101 |
| FAN53871 | 7'h20 | 32d | 0100000 |

Table 4. ${ }^{2} \mathrm{C}$ ( 7 bit ) SLAVE ADDRESS BYTE

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | $R / W$ |

## Bus Timing

As shown in Figure 23, data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.


Figure 23. Data Transfer Timing
Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 24.


Figure 24. Start Bit

## FAN53870, FAN53871

Transactions end with a STOP condition, which is SDA transitioning from 0 to 1 with SCL HIGH, as shown in Figure 25.


Figure 25. Stop Bit
During a read from the FAN53870, the master issues a Repeated Start after sending the register address and before resending the slave address. The Repeated Start is a 1-to-0 transition on SDA while SCL is HIGH, as shown in Figure 26.


Figure 26. Repeated Start Timing

## Read and Write Transactions

The figures below outline the sequences for data read and write. Bus control is signified by the shading of the packet, defined as Master Drives Bus and Slave Drives Bus. All addresses and data are MSB first.

## Multi-Byte (Sequential) Read and Write Transactions

Sequential Write (Figure 29)
The Slave Address, Reg Addr address, and the first data byte are transmitted to the FAN53870 in the same way as in a single-byte write (Figure 27). However, instead of generating a Stop condition, the master transmits additional bytes that are written to consecutive sequential registers after the falling edge of the eighth bit. After the last byte written and its ACK bit received, the master issues a STOP bit. The IC contains an 8-bit counter that increments the address pointer after each byte is written.
Sequential Read (Figure 30)
Sequential reads are initiated in the same way as a single-byte read (Figure 28), except that once the slave transmits the first data byte, the master issues an acknowledge instead of a STOP condition. This directs the slave's $\mathrm{I}^{2} \mathrm{C}$ logic to transmit the next sequentially addressed 8-bit word. The FAN53870 contains an 8-bit counter that increments the address pointer after each byte is read, which allows the entire memory contents to be read during one $\mathrm{I}^{2} \mathrm{C}$ transaction.


Figure 27. Single-Byte Write Transaction


Figure 28. Single-Byte Read Transaction


Figure 29. Multi-Byte (Sequential) Write Transaction


Figure 30. Multi-Byte (Sequential) Read Transaction

## FAN53870, FAN53871

## REGISTER MAPPING TABLE

Table 5. REGISTER MAPPING

|  |  |  |  |  | Read Only | Write Only | Read / Write | Read / Clear | Write / Clear |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address | Name | Bit[7] | Bit[6] | Bit[5] | Bit[4] | Bit[3] | Bit[2] | Bit[1] | Bit[0] |
| 0x00 | PRODUCT ID |  |  |  | Prod | ct ID |  |  |  |
| $0 \times 01$ | SILICON REV ID |  |  |  | Rev | ion |  |  |  |
| $0 \times 02$ | IOUT | 0 | LDO7_ILIM | LDO6_ILIM | LDO5_ILIM | LDO4_ILIM | LDO3_ILIM | LDO2_ILIM | LDO1_ILIM |
| $0 \times 03$ | ENABLE | 0 | LDO7_EN | LDO6_EN | LDO5_EN | LDO4_EN | LDO3_EN | LDO2_EN | LDO1_EN |
| 0x04 | LDO1 |  |  |  | LDO1 | VOUT |  |  |  |
| 0x05 | LDO2 |  |  |  | LDO2 | VOUT |  |  |  |
| 0x06 | LDO3 |  |  |  | LDO3 | VOUT |  |  |  |
| 0x07 | LDO4 |  |  |  | LDO4 | VOUT |  |  |  |
| 0x08 | LDO5 |  |  |  | LDO5 | VOUT |  |  |  |
| 0x09 | LDO6 |  |  |  | LDO6 | VOUT |  |  |  |
| 0x0A | LDO7 |  |  |  | LDO7 | VOUT |  |  |  |
| 0x0B | LDO12_SEQ |  |  |  | LDO2_SEQ |  |  | LDO1_SEQ |  |
| 0x0C | LDO34_SEQ |  |  |  | LDO4_SEQ |  |  | LDO3_SEQ |  |
| 0x0D | LDO56_SEQ |  |  |  | LDO6_SEQ |  |  | LDO5_SEQ |  |
| 0x0E | LDO7_SEQ |  |  | 0 |  |  |  | LDO7_SEQ |  |
| 0x0F | SEQUENCING | SEQ | PEED | SEQ CO | NTROL | SEQ ON |  | SEQ_COUNT |  |
| 0x10 | DISCHARGE | 0 | LDO1_DIS | LDO2_DIS | LDO3_DIS | LDO4_DIS | LDO5_DIS | LDO6_DIS | LDO7_DIS |
| $0 \times 11$ | RESET |  | SOFT | ESET |  | 0 | OCP_ | TIMER | FLT_SD_B |
| $0 \times 12$ | 12C_ADDR |  |  |  |  |  |  | I2C_AD | DR_SEL |
| $0 \times 13$ | LDO_COMP0 | LDO4_C | MP_SEL | LDO3_ | MP_SEL | LDO2_C | MP_SEL | LDO1_COM | OMP_SEL |
| $0 \times 14$ | LDO_COMP1 |  |  | LDO7_C | MP_SEL | LDO6_C | OMP_SEL | LDO5_CO | OMP_SEL |
| $0 \times 15$ | INTERRUPT1 | 0 | $\begin{aligned} & \text { LDO7_UVP } \\ & \text { _INT } \end{aligned}$ | $\begin{aligned} & \text { LDO6_UVP } \\ & \text { _INT } \end{aligned}$ | $\begin{aligned} & \text { LDO5_UVP } \\ & \text { _INT } \end{aligned}$ | $\begin{aligned} & \text { LDO4_UVP } \\ & \text { _INT } \end{aligned}$ | $\begin{aligned} & \text { LDO3_UVP } \\ & \text { _INT } \end{aligned}$ | $\begin{aligned} & \text { LDO2_UVP } \\ & \text { _INT } \end{aligned}$ | $\begin{aligned} & \text { LDO1_UVP } \\ & \text { _INT } \end{aligned}$ |
| $0 \times 16$ | INTERRUPT2 | 0 | $\begin{aligned} & \text { LDO7_OCP } \\ & \text { _INT } \end{aligned}$ | $\begin{aligned} & \text { LDO6_OCP } \\ & \text { _INT } \end{aligned}$ | $\begin{gathered} \text { LDO5_OCP } \\ \text { _INT } \end{gathered}$ | $\begin{gathered} \text { LDO4_OCP } \\ \text { _INT } \end{gathered}$ | $\begin{gathered} \text { LDO3_OCP } \\ \text { _INT } \end{gathered}$ | $\begin{gathered} \text { LDO2_OCP } \\ \text { _INT } \end{gathered}$ | $\begin{gathered} \text { LDO1_OCP } \\ \text { _INT } \end{gathered}$ |
| $0 \times 17$ | INTERRUPT3 | TSD_INT | TSD_WRN _INT | $\begin{gathered} \text { VSYS_UVLO } \\ \text { _INT } \end{gathered}$ | $\begin{gathered} \text { LDO7_UVLO } \\ \text { _INT } \end{gathered}$ | $\begin{aligned} & \text { LDO6_UVLO } \\ & \text { _INT } \end{aligned}$ | $\begin{aligned} & \text { LDO5_UVLO } \\ & \text { _INT } \end{aligned}$ | $\underset{\substack{\text { LDO34_UVLO } \\ \text { _INT }}}{ }$ | $\begin{aligned} & \text { LDO12_UVLO } \\ & \text { _INT } \end{aligned}$ |
| $0 \times 18$ | STATUS1 | 0 | $\begin{aligned} & \text { LDO7_UVP } \\ & \text { _STAT } \end{aligned}$ | $\begin{aligned} & \text { LDO6_UVP } \\ & \text { _STAT } \end{aligned}$ | $\begin{aligned} & \text { LDO5_UVP } \\ & \text { _STAT } \end{aligned}$ | $\begin{aligned} & \text { LDO4_UVP } \\ & \text { _STAT } \end{aligned}$ | $\begin{gathered} \text { LDO3_UVP } \\ \text { _STAT } \end{gathered}$ | $\begin{aligned} & \text { LDO2_UVP } \\ & \text { _STAT } \end{aligned}$ | $\begin{aligned} & \text { LDO1_UVP } \\ & \text { _STAT } \end{aligned}$ |
| $0 \times 19$ | STATUS2 | 0 | $\begin{gathered} \text { LDO7_OCP } \\ \text { _STAT } \end{gathered}$ | $\begin{gathered} \text { LDO6_OCP } \\ \text { _STAT } \end{gathered}$ | $\begin{aligned} & \text { LDO5_OCP } \\ & \text { _STAT } \end{aligned}$ | $\begin{gathered} \text { LDO4_OCP } \\ \text { _STAT } \end{gathered}$ | $\begin{gathered} \text { LDO3_OCP } \\ \text { _STAT } \end{gathered}$ | $\begin{gathered} \text { LDO2_OCP } \\ \text { _STAT } \end{gathered}$ | $\begin{gathered} \text { LDO1_OCP } \\ \text { _STAT } \end{gathered}$ |
| 0x1A | STATUS3 | TSD_STAT | $\begin{gathered} \text { TSD_WRN } \\ \text { _STAT } \end{gathered}$ | $\begin{gathered} \text { VSYS_UVLO } \\ \text { _STAT } \end{gathered}$ | $\begin{gathered} \text { LDO7_UVLO } \\ \text { _STAT } \end{gathered}$ | $\begin{aligned} & \text { LDO6_UVLO } \\ & \text { _STAT } \end{aligned}$ | $\begin{gathered} \text { LDO5_UVLO } \\ \text { _STAT } \end{gathered}$ | $\begin{gathered} \text { LDO34_UVL } \\ \text { O_STAT } \end{gathered}$ | $\begin{aligned} & \text { LDO12_UVLO } \\ & \text { _STAT } \end{aligned}$ |
| 0x1B | STATUS4 | CHIP_SUSD | LDO7_SUSD | LDO6_SUSD | LDO5_SUSD | LDO4_SUSD | LDO3_SUSD | LDO2_SUSD | LDO1_SUSD |
| $0 \times 1 \mathrm{C}$ | MINT1 | 0 | $\begin{gathered} \text { MASK_LDO7 } \\ \text { _UVP } \end{gathered}$ | $\begin{gathered} \text { MASK_LDO6 } \\ \text { _UVP } \end{gathered}$ | $\begin{gathered} \text { MASK_LDO5 } \\ \text { _UVP } \end{gathered}$ | $\begin{gathered} \text { MASK_LDO4 } \\ \text { _UVP } \end{gathered}$ | $\begin{gathered} \text { MASK_LDO3 } \\ \text { _UVP } \end{gathered}$ | $\begin{gathered} \text { MASK_LDO2 } \\ \text { _UVP } \end{gathered}$ | $\begin{gathered} \text { MASK_LDO1 } \\ \text { _UVP } \end{gathered}$ |
| 0x1D | MINT2 | 0 | $\begin{gathered} \text { MASK_LDO7 } \\ \text { _OCP } \end{gathered}$ | $\begin{gathered} \text { MASK_LDO6 } \\ \text { _OCP } \end{gathered}$ | $\begin{gathered} \text { MASK_LDO5 } \\ \text { _OCP } \end{gathered}$ | $\begin{gathered} \text { MASK_LDO4 } \\ \text { _OCP } \end{gathered}$ | $\begin{gathered} \text { MASK_LDO3 } \\ \text { _OCP } \end{gathered}$ | $\begin{gathered} \text { MASK_LDO } \\ \text { 2_OCP } \end{gathered}$ | $\begin{gathered} \text { MASK_LDO } \\ \text { 1_OCP } \end{gathered}$ |
| 0x1E | MINT3 | MASK_TSD | $\begin{gathered} \text { MASK_TSD } \\ \text { _WRN } \end{gathered}$ | MASK VSYS _UVLO | $\begin{gathered} \text { MASK_LDO7 } \\ \text { _UVLO } \end{gathered}$ | $\begin{gathered} \text { MASK_LDO6 } \\ \text { _UVLO } \end{gathered}$ | $\begin{gathered} \text { MASK LDO5 } \\ \text { _UVLO } \end{gathered}$ | $\begin{array}{\|c} \hline \text { MASK LDO34 } \\ \text { _UVLLO } \end{array}$ | $\begin{gathered} \text { MASK LDO12 } \\ \text { _UVLO } \end{gathered}$ |

## REGISTER DETAILS

Table 6. REGISTER DETAILS - 0x00 PRODUCT ID

| 0x00 PRODUCT ID |  |  |  | Default = 00000001 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| $7: 0$ | Product ID | 00000001 | Read | Identifies vendor and device type |  |
|  |  |  |  | Code | Product |
|  |  |  |  | 00000001 | FAN53870 |

Table 7. REGISTER DETAILS - 0x01 SILICON REV ID

| 0x01 SILICON REV ID |  |  |  | Default = 00000001 |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |
| $7: 0$ | Revision | 00000001 | Read | Identifies silicon revision |

Table 8. REGISTER DETAILS - 0x02 IOUT


FAN53870, FAN53871

Table 9. REGISTER DETAILS - 0x03 ENABLE


## FAN53870, FAN53871

Table 10. REGISTER DETAILS - 0x04 LDO1

| 0x04 LDO1 |  |  |  | Default $=00000000$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |  |  |  |  |
| 7:0 | LDO1_VOUT | 00000000 | R/W | Sets LDO1 regulation target voltage. <br> Equation: Vout $=0.800 \mathrm{~V}+[(\mathrm{d}-99) \times 8 \mathrm{mV}]$, where d is the decimal value of the register |  |  |  |  |  |  |  |
|  |  |  |  | Hex | VOUT | Hex | VOUT | Hex | VOUT | Hex | VOUT |
|  |  |  |  | 00 | DEFAULT | 40 | Reserved | 80 | 1.032 V | C0 | Reserved |
|  |  |  |  | 01 | Reserved | 41 | Reserved | 81 | 1.040 V | C1 | Reserved |
|  |  |  |  | 02 | Reserved | 42 | Reserved | 82 | 1.048 V | C2 | Reserved |
|  |  |  |  | 03 | Reserved | 43 | Reserved | 83 | 1.056 V | C3 | Reserved |
|  |  |  |  | 04 | Reserved | 44 | Reserved | 84 | 1.064 V | C4 | Reserved |
|  |  |  |  | 05 | Reserved | 45 | Reserved | 85 | 1.072 V | C5 | Reserved |
|  |  |  |  | 06 | Reserved | 46 | Reserved | 86 | 1.080 V | C6 | Reserved |
|  |  |  |  | 07 | Reserved | 47 | Reserved | 87 | 1.088 V | C7 | Reserved |
|  |  |  |  | 08 | Reserved | 48 | Reserved | 88 | 1.096 V | C8 | Reserved |
|  |  |  |  | 09 | Reserved | 49 | Reserved | 89 | 1.104 V | C9 | Reserved |
|  |  |  |  | OA | Reserved | 4A | Reserved | 8A | 1.112 V | CA | Reserved |
|  |  |  |  | OB | Reserved | 4B | Reserved | 8B | 1.120 V | CB | Reserved |
|  |  |  |  | OC | Reserved | 4 C | Reserved | 8C | 1.128 V | CC | Reserved |
|  |  |  |  | OD | Reserved | 4D | Reserved | 8D | 1.136 V | CD | Reserved |
|  |  |  |  | OE | Reserved | 4E | Reserved | 8E | 1.144 V | CE | Reserved |
|  |  |  |  | OF | Reserved | 4F | Reserved | 8F | 1.152 V | CF | Reserved |
|  |  |  |  | 10 | Reserved | 50 | Reserved | 90 | 1.160 V | D0 | Reserved |
|  |  |  |  | 11 | Reserved | 51 | Reserved | 91 | 1.168 V | D1 | Reserved |
|  |  |  |  | 12 | Reserved | 52 | Reserved | 92 | 1.176 V | D2 | Reserved |
|  |  |  |  | 13 | Reserved | 53 | Reserved | 93 | 1.184 V | D3 | Reserved |
|  |  |  |  | 14 | Reserved | 54 | Reserved | 94 | 1.192 V | D4 | Reserved |
|  |  |  |  | 15 | Reserved | 55 | Reserved | 95 | 1.200 V | D5 | Reserved |
|  |  |  |  | 16 | Reserved | 56 | Reserved | 96 | 1.208 V | D6 | Reserved |
|  |  |  |  | 17 | Reserved | 57 | Reserved | 97 | 1.216 V | D7 | Reserved |
|  |  |  |  | 18 | Reserved | 58 | Reserved | 98 | 1.224 V | D8 | Reserved |
|  |  |  |  | 19 | Reserved | 59 | Reserved | 99 | 1.232 V | D9 | Reserved |
|  |  |  |  | 1A | Reserved | 5A | Reserved | 9A | 1.240 V | DA | Reserved |
|  |  |  |  | 1B | Reserved | 5B | Reserved | 9B | 1.248 V | DB | Reserved |
|  |  |  |  | 1C | Reserved | 5C | Reserved | 9 C | 1.256 V | DC | Reserved |
|  |  |  |  | 1D | Reserved | 5D | Reserved | 9D | 1.264 V | DD | Reserved |
|  |  |  |  | 1E | Reserved | 5E | Reserved | 9 E | 1.272 V | DE | Reserved |
|  |  |  |  | 1F | Reserved | 5F | Reserved | 9 F | 1.280 V | DF | Reserved |
|  |  |  |  | 20 | Reserved | 60 | Reserved | A0 | 1.288 V | E0 | Reserved |
|  |  |  |  | 21 | Reserved | 61 | Reserved | A1 | 1.296 V | E1 | Reserved |
|  |  |  |  | 22 | Reserved | 62 | Reserved | A2 | 1.304 V | E2 | Reserved |
|  |  |  |  | 23 | Reserved | 63 | 0.800 V | A3 | 1.312 V | E3 | Reserved |
|  |  |  |  | 24 | Reserved | 64 | 0.808 V | A4 | 1.320 V | E4 | Reserved |

Table 10. REGISTER DETAILS - 0x04 LDO1 (continued)

| 0x04 LDO1 |  |  |  | Default $=00000000$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |  |  |  |  |
|  |  |  |  | Hex | VOUT | Hex | VOUT | Hex | VOUT | Hex | VOUT |
|  |  |  |  | 25 | Reserved | 65 | 0.816 V | A5 | 1.328 V | E5 | Reserved |
|  |  |  |  | 26 | Reserved | 66 | 0.824 V | A6 | 1.336 V | E6 | Reserved |
|  |  |  |  | 27 | Reserved | 67 | 0.832 V | A7 | 1.344 V | E7 | Reserved |
|  |  |  |  | 28 | Reserved | 68 | 0.840 V | A8 | 1.352 V | E8 | Reserved |
|  |  |  |  | 29 | Reserved | 69 | 0.848 V | A9 | 1.360 V | E9 | Reserved |
|  |  |  |  | 2 A | Reserved | 6A | 0.856 V | AA | 1.368 V | EA | Reserved |
|  |  |  |  | 2B | Reserved | 6B | 0.864 V | $A B$ | 1.376 V | EB | Reserved |
|  |  |  |  | 2 C | Reserved | 6C | 0.872 V | AC | 1.384 V | EC | Reserved |
|  |  |  |  | 2D | Reserved | 6D | 0.880 V | AD | 1.392 V | ED | Reserved |
|  |  |  |  | 2 E | Reserved | 6E | 0.888 V | AE | 1.400 V | EE | Reserved |
|  |  |  |  | 2 F | Reserved | 6 F | 0.896 V | AF | 1.408 V | EF | Reserved |
|  |  |  |  | 30 | Reserved | 70 | 0.904 V | B0 | 1.416 V | F0 | Reserved |
|  |  |  |  | 31 | Reserved | 71 | 0.912 V | B1 | 1.424 V | F1 | Reserved |
|  |  |  |  | 32 | Reserved | 72 | 0.920 V | B2 | 1.432 V | F2 | Reserved |
|  |  |  |  | 33 | Reserved | 73 | 0.928 V | B3 | 1.440 V | F3 | Reserved |
|  |  |  |  | 34 | Reserved | 74 | 0.936 V | B4 | 1.448 V | F4 | Reserved |
|  |  |  |  | 35 | Reserved | 75 | 0.944 V | B5 | 1.456 V | F5 | Reserved |
|  |  |  |  | 36 | Reserved | 76 | 0.952 V | B6 | 1.464 V | F6 | Reserved |
|  |  |  |  | 37 | Reserved | 77 | 0.960 V | B7 | 1.472 V | F7 | Reserved |
|  |  |  |  | 38 | Reserved | 78 | 0.968 V | B8 | 1.480 V | F8 | Reserved |
|  |  |  |  | 39 | Reserved | 79 | 0.976 V | B9 | 1.488 V | F9 | Reserved |
|  |  |  |  | 3A | Reserved | 7A | 0.984 V | BA | 1.496 V | FA | Reserved |
|  |  |  |  | 3B | Reserved | 7B | 0.992 V | BB | 1.504 V | FB | Reserved |
|  |  |  |  | 3C | Reserved | 7C | 1.000 V | BC | Reserved | FC | Reserved |
|  |  |  |  | 3D | Reserved | 7D | 1.008 V | BD | Reserved | FD | Reserved |
|  |  |  |  | 3E | Reserved | 7E | 1.016 V | BE | Reserved | FE | Reserved |
|  |  |  |  | 3F | Reserved | 7F | 1.024 V | BF | Reserved | FF | Reserved |

## FAN53870, FAN53871

Table 11. REGISTER DETAILS - 0x05 LDO2

| 0x05 LDO2 |  |  |  | Default $=00000000$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |  |  |  |  |
| 7:0 | LDO2_VOUT | 00000000 | R/W | Sets LDO2 regulation target voltage. <br> Equation: Vout $=0.800 \mathrm{~V}+[(\mathrm{d}-99) \times 8 \mathrm{mV}]$, where d is the decimal value of the register |  |  |  |  |  |  |  |
|  |  |  |  | Hex | VOUT | Hex | VOUT | Hex | VOUT | Hex | VOUT |
|  |  |  |  | 00 | DEFAULT | 40 | Reserved | 80 | 1.032 V | C0 | Reserved |
|  |  |  |  | 01 | Reserved | 41 | Reserved | 81 | 1.040 V | C1 | Reserved |
|  |  |  |  | 02 | Reserved | 42 | Reserved | 82 | 1.048 V | C2 | Reserved |
|  |  |  |  | 03 | Reserved | 43 | Reserved | 83 | 1.056 V | C3 | Reserved |
|  |  |  |  | 04 | Reserved | 44 | Reserved | 84 | 1.064 V | C4 | Reserved |
|  |  |  |  | 05 | Reserved | 45 | Reserved | 85 | 1.072 V | C5 | Reserved |
|  |  |  |  | 06 | Reserved | 46 | Reserved | 86 | 1.080 V | C6 | Reserved |
|  |  |  |  | 07 | Reserved | 47 | Reserved | 87 | 1.088 V | C7 | Reserved |
|  |  |  |  | 08 | Reserved | 48 | Reserved | 88 | 1.096 V | C8 | Reserved |
|  |  |  |  | 09 | Reserved | 49 | Reserved | 89 | 1.104 V | C9 | Reserved |
|  |  |  |  | OA | Reserved | 4A | Reserved | 8A | 1.112 V | CA | Reserved |
|  |  |  |  | OB | Reserved | 4B | Reserved | 8B | 1.120 V | CB | Reserved |
|  |  |  |  | OC | Reserved | 4C | Reserved | 8C | 1.128 V | CC | Reserved |
|  |  |  |  | OD | Reserved | 4D | Reserved | 8D | 1.136 V | CD | Reserved |
|  |  |  |  | OE | Reserved | 4E | Reserved | 8E | 1.144 V | CE | Reserved |
|  |  |  |  | OF | Reserved | 4F | Reserved | 8F | 1.152 V | CF | Reserved |
|  |  |  |  | 10 | Reserved | 50 | Reserved | 90 | 1.160 V | D0 | Reserved |
|  |  |  |  | 11 | Reserved | 51 | Reserved | 91 | 1.168 V | D1 | Reserved |
|  |  |  |  | 12 | Reserved | 52 | Reserved | 92 | 1.176 V | D2 | Reserved |
|  |  |  |  | 13 | Reserved | 53 | Reserved | 93 | 1.184 V | D3 | Reserved |
|  |  |  |  | 14 | Reserved | 54 | Reserved | 94 | 1.192 V | D4 | Reserved |
|  |  |  |  | 15 | Reserved | 55 | Reserved | 95 | 1.200 V | D5 | Reserved |
|  |  |  |  | 16 | Reserved | 56 | Reserved | 96 | 1.208 V | D6 | Reserved |
|  |  |  |  | 17 | Reserved | 57 | Reserved | 97 | 1.216 V | D7 | Reserved |
|  |  |  |  | 18 | Reserved | 58 | Reserved | 98 | 1.224 V | D8 | Reserved |
|  |  |  |  | 19 | Reserved | 59 | Reserved | 99 | 1.232 V | D9 | Reserved |
|  |  |  |  | 1A | Reserved | 5A | Reserved | 9A | 1.240 V | DA | Reserved |
|  |  |  |  | 1B | Reserved | 5B | Reserved | 9B | 1.248 V | DB | Reserved |
|  |  |  |  | 1C | Reserved | 5C | Reserved | 9C | 1.256 V | DC | Reserved |
|  |  |  |  | 1D | Reserved | 5D | Reserved | 9D | 1.264 V | DD | Reserved |
|  |  |  |  | 1E | Reserved | 5E | Reserved | 9E | 1.272 V | DE | Reserved |
|  |  |  |  | 1F | Reserved | 5F | Reserved | 9 F | 1.280 V | DF | Reserved |
|  |  |  |  | 20 | Reserved | 60 | Reserved | A0 | 1.288 V | E0 | Reserved |
|  |  |  |  | 21 | Reserved | 61 | Reserved | A1 | 1.296 V | E1 | Reserved |
|  |  |  |  | 22 | Reserved | 62 | Reserved | A2 | 1.304 V | E2 | Reserved |
|  |  |  |  | 23 | Reserved | 63 | 0.800 V | A3 | 1.312 V | E3 | Reserved |
|  |  |  |  | 24 | Reserved | 64 | 0.808 V | A4 | 1.320 V | E4 | Reserved |

Table 11. REGISTER DETAILS - 0x05 LDO2 (continued)

| 0x05 LDO2 |  |  |  | Default = 00000000 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |  |  |  |  |
|  |  |  |  | Hex | VOUT | Hex | VOUT | Hex | VOUT | Hex | VOUT |
|  |  |  |  | 25 | Reserved | 65 | 0.816 V | A5 | 1.328 V | E5 | Reserved |
|  |  |  |  | 26 | Reserved | 66 | 0.824 V | A6 | 1.336 V | E6 | Reserved |
|  |  |  |  | 27 | Reserved | 67 | 0.832 V | A7 | 1.344 V | E7 | Reserved |
|  |  |  |  | 28 | Reserved | 68 | 0.840 V | A8 | 1.352 V | E8 | Reserved |
|  |  |  |  | 29 | Reserved | 69 | 0.848 V | A9 | 1.360 V | E9 | Reserved |
|  |  |  |  | 2A | Reserved | 6A | 0.856 V | AA | 1.368 V | EA | Reserved |
|  |  |  |  | 2B | Reserved | 6B | 0.864 V | $A B$ | 1.376 V | EB | Reserved |
|  |  |  |  | 2C | Reserved | 6C | 0.872 V | AC | 1.384 V | EC | Reserved |
|  |  |  |  | 2D | Reserved | 6D | 0.880 V | AD | 1.392 V | ED | Reserved |
|  |  |  |  | 2E | Reserved | 6 E | 0.888 V | AE | 1.400 V | EE | Reserved |
|  |  |  |  | 2F | Reserved | 6 F | 0.896 V | AF | 1.408 V | EF | Reserved |
|  |  |  |  | 30 | Reserved | 70 | 0.904 V | B0 | 1.416 V | F0 | Reserved |
|  |  |  |  | 31 | Reserved | 71 | 0.912 V | B1 | 1.424 V | F1 | Reserved |
|  |  |  |  | 32 | Reserved | 72 | 0.920 V | B2 | 1.432 V | F2 | Reserved |
|  |  |  |  | 33 | Reserved | 73 | 0.928 V | B3 | 1.440 V | F3 | Reserved |
|  |  |  |  | 34 | Reserved | 74 | 0.936 V | B4 | 1.448 V | F4 | Reserved |
|  |  |  |  | 35 | Reserved | 75 | 0.944 V | B5 | 1.456 V | F5 | Reserved |
|  |  |  |  | 36 | Reserved | 76 | 0.952 V | B6 | 1.464 V | F6 | Reserved |
|  |  |  |  | 37 | Reserved | 77 | 0.960 V | B7 | 1.472 V | F7 | Reserved |
|  |  |  |  | 38 | Reserved | 78 | 0.968 V | B8 | 1.480 V | F8 | Reserved |
|  |  |  |  | 39 | Reserved | 79 | 0.976 V | B9 | 1.488 V | F9 | Reserved |
|  |  |  |  | 3A | Reserved | 7A | 0.984 V | BA | 1.496 V | FA | Reserved |
|  |  |  |  | 3B | Reserved | 7B | 0.992 V | BB | 1.504 V | FB | Reserved |
|  |  |  |  | 3C | Reserved | 7C | 1.000 V | BC | Reserved | FC | Reserved |
|  |  |  |  | 3D | Reserved | 7D | 1.008 V | BD | Reserved | FD | Reserved |
|  |  |  |  | 3E | Reserved | 7E | 1.016 V | BE | Reserved | FE | Reserved |
|  |  |  |  | 3F | Reserved | 7F | 1.024 V | BF | Reserved | FF | Reserved |

## FAN53870, FAN53871

Table 12. REGISTER DETAILS - 0x06 LDO3

| 0x06 LDO3 |  |  |  | Default $=00000000$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |  |  |  |  |
| 7:0 | LDO3_VOUT | 0000000 | R/W | Sets LDO3 regulation target voltage. <br> Equation: Vout $=1.500 \mathrm{~V}+[(\mathrm{d}-16) \times 8 \mathrm{mV}]$, where d is the decimal value of the register |  |  |  |  |  |  |  |
|  |  |  |  | Hex | VOUT | Hex | VOUT | Hex | VOUT | Hex | VOUT |
|  |  |  |  | 00 | DEFAULT | 40 | 1.884 V | 80 | 2.396 V | C0 | 2.908 V |
|  |  |  |  | 01 | Reserved | 41 | 1.892 V | 81 | 2.404 V | C1 | 2.916 V |
|  |  |  |  | 02 | Reserved | 42 | 1.900 V | 82 | 2.412 V | C2 | 2.924 V |
|  |  |  |  | 03 | Reserved | 43 | 1.908 V | 83 | 2.420 V | C3 | 2.932 V |
|  |  |  |  | 04 | Reserved | 44 | 1.916 V | 84 | 2.428 V | C4 | 2.940 V |
|  |  |  |  | 05 | Reserved | 45 | 1.924 V | 85 | 2.436 V | C5 | 2.948 V |
|  |  |  |  | 06 | Reserved | 46 | 1.932 V | 86 | 2.444 V | C6 | 2.956 V |
|  |  |  |  | 07 | Reserved | 47 | 1.940 V | 87 | 2.452 V | C7 | 2.964 V |
|  |  |  |  | 08 | Reserved | 48 | 1.948 V | 88 | 2.460 V | C8 | 2.972 V |
|  |  |  |  | 09 | Reserved | 49 | 1.956 V | 89 | 2.468 V | C9 | 2.980 V |
|  |  |  |  | OA | Reserved | 4A | 1.964 V | 8A | 2.476 V | CA | 2.988 V |
|  |  |  |  | OB | Reserved | 4B | 1.972 V | 8B | 2.484 V | CB | 2.996 V |
|  |  |  |  | OC | Reserved | 4C | 1.980 V | 8C | 2.492 V | CC | 3.004 V |
|  |  |  |  | OD | Reserved | 4D | 1.988 V | 8D | 2.500 V | CD | 3.012 V |
|  |  |  |  | OE | Reserved | 4E | 1.996 V | 8E | 2.508 V | CE | 3.020 V |
|  |  |  |  | OF | Reserved | 4F | 2.004 V | 8F | 2.516 V | CF | 3.028 V |
|  |  |  |  | 10 | 1.500 V | 50 | 2.012 V | 90 | 2.524 V | D0 | 3.036 V |
|  |  |  |  | 11 | 1.508 V | 51 | 2.020 V | 91 | 2.532 V | D1 | 3.044 V |
|  |  |  |  | 12 | 1.516 V | 52 | 2.028 V | 92 | 2.540 V | D2 | 3.052 V |
|  |  |  |  | 13 | 1.524 V | 53 | 2.036 V | 93 | 2.548 V | D3 | 3.060 V |
|  |  |  |  | 14 | 1.532 V | 54 | 2.044 V | 94 | 2.556 V | D4 | 3.068 V |
|  |  |  |  | 15 | 1.540 V | 55 | 2.052 V | 95 | 2.564 V | D5 | 3.076 V |
|  |  |  |  | 16 | 1.548 V | 56 | 2.060 V | 96 | 2.572 V | D6 | 3.084 V |
|  |  |  |  | 17 | 1.556 V | 57 | 2.068 V | 97 | 2.580 V | D7 | 3.092 V |
|  |  |  |  | 18 | 1.564 V | 58 | 2.076 V | 98 | 2.588 V | D8 | 3.100 V |
|  |  |  |  | 19 | 1.572 V | 59 | 2.084 V | 99 | 2.596 V | D9 | 3.108 V |
|  |  |  |  | 1A | 1.580 V | 5A | 2.092 V | 9A | 2.604 V | DA | 3.116 V |
|  |  |  |  | 1B | 1.588 V | 5B | 2.100 V | 9 B | 2.612 V | DB | 3.124 V |
|  |  |  |  | 1 C | 1.596 V | 5C | 2.108 V | 9 C | 2.620 V | DC | 3.132 V |
|  |  |  |  | 1D | 1.604 V | 5D | 2.116 V | 9 D | 2.628 V | DD | 3.140 V |
|  |  |  |  | 1E | 1.612 V | 5E | 2.124 V | 9E | 2.636 V | DE | 3.148 V |
|  |  |  |  | 1F | 1.620 V | 5 F | 2.132 V | 9 F | 2.644 V | DF | 3.156 V |
|  |  |  |  | 20 | 1.628 V | 60 | 2.140 V | A0 | 2.652 V | E0 | 3.164 V |
|  |  |  |  | 21 | 1.636 V | 61 | 2.148 V | A1 | 2.660 V | E1 | 3.172 V |
|  |  |  |  | 22 | 1.644 V | 62 | 2.156 V | A2 | 2.668 V | E2 | 3.180 V |
|  |  |  |  | 23 | 1.652 V | 63 | 2.164 V | A3 | 2.676 V | E3 | 3.188 V |
|  |  |  |  | 24 | 1.660 V | 64 | 2.172 V | A4 | 2.684 V | E4 | 3.196 V |

Table 12. REGISTER DETAILS - 0x06 LDO3 (continued)

| 0x06 LDO3 |  |  |  | Default = 00000000 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |  |  |  |  |
|  |  |  |  | Hex | VOUT | Hex | VOUT | Hex | VOUT | Hex | VOUT |
|  |  |  |  | 25 | 1.668 V | 65 | 2.180 V | A5 | 2.692 V | E5 | 3.204 V |
|  |  |  |  | 26 | 1.676 V | 66 | 2.188 V | A6 | 2.700 V | E6 | 3.212 V |
|  |  |  |  | 27 | 1.684 V | 67 | 2.196 V | A7 | 2.708 V | E7 | 3.220 V |
|  |  |  |  | 28 | 1.692 V | 68 | 2.204 V | A8 | 2.716 V | E8 | 3.228 V |
|  |  |  |  | 29 | 1.700 V | 69 | 2.212 V | A9 | 2.724 V | E9 | 3.236 V |
|  |  |  |  | 2A | 1.708 V | 6A | 2.220 V | AA | 2.732 V | EA | 3.244 V |
|  |  |  |  | 2 B | 1.716 V | 6B | 2.228 V | AB | 2.740 V | EB | 3.252 V |
|  |  |  |  | 2 C | 1.724 V | 6C | 2.236 V | AC | 2.748 V | EC | 3.260 V |
|  |  |  |  | 2D | 1.732 V | 6D | 2.244 V | AD | 2.756 V | ED | 3.268 V |
|  |  |  |  | 2E | 1.740 V | 6 E | 2.252 V | AE | 2.764 V | EE | 3.276 V |
|  |  |  |  | 2 F | 1.748 V | 6 F | 2.260 V | AF | 2.772 V | EF | 3.284 V |
|  |  |  |  | 30 | 1.756 V | 70 | 2.268 V | B0 | 2.780 V | F0 | 3.292 V |
|  |  |  |  | 31 | 1.764 V | 71 | 2.276 V | B1 | 2.788 V | F1 | 3.300 V |
|  |  |  |  | 32 | 1.772 V | 72 | 2.284 V | B2 | 2.796 V | F2 | 3.308 V |
|  |  |  |  | 33 | 1.780 V | 73 | 2.292 V | B3 | 2.804 V | F3 | 3.316 V |
|  |  |  |  | 34 | 1.788 V | 74 | 2.300 V | B4 | 2.812 V | F4 | 3.324 V |
|  |  |  |  | 35 | 1.796 V | 75 | 2.308 V | B5 | 2.820 V | F5 | 3.332 V |
|  |  |  |  | 36 | 1.804 V | 76 | 2.316 V | B6 | 2.828 V | F6 | 3.340 V |
|  |  |  |  | 37 | 1.812 V | 77 | 2.324 V | B7 | 2.836 V | F7 | 3.348 V |
|  |  |  |  | 38 | 1.820 V | 78 | 2.332 V | B8 | 2.844 V | F8 | 3.356 V |
|  |  |  |  | 39 | 1.828 V | 79 | 2.340 V | B9 | 2.852 V | F9 | 3.364 V |
|  |  |  |  | 3A | 1.836 V | 7A | 2.348 V | BA | 2.860 V | FA | 3.372 V |
|  |  |  |  | 3B | 1.844 V | 7B | 2.356 V | BB | 2.868 V | FB | 3.380 V |
|  |  |  |  | 3C | 1.852 V | 7C | 2.364 V | BC | 2.876 V | FC | 3.388 V |
|  |  |  |  | 3D | 1.860 V | 7D | 2.372 V | BD | 2.884 V | FD | 3.396 V |
|  |  |  |  | 3 E | 1.868 V | 7E | 2.380 V | BE | 2.892 V | FE | 3.404 V |
|  |  |  |  | 3F | 1.876 V | 7F | 2.388 V | BF | 2.900 V | FF | 3.412 V |

## FAN53870, FAN53871

Table 13. REGISTER DETAILS - 0x07 LDO4

| 0x07 LDO4 |  |  |  | Default $=00000000$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |  |  |  |  |
| 7:0 | LDO4_VOUT | 0000000 | R/W | Sets LDO4 regulation target voltage. <br> Equation: Vout $=1.500 \mathrm{~V}+[(\mathrm{d}-16) \times 8 \mathrm{mV}]$, where d is the decimal value of the register |  |  |  |  |  |  |  |
|  |  |  |  | Hex | VOUT | Hex | VOUT | Hex | VOUT | Hex | VOUT |
|  |  |  |  | 00 | DEFAULT | 40 | 1.884 V | 80 | 2.396 V | C0 | 2.908 V |
|  |  |  |  | 01 | Reserved | 41 | 1.892 V | 81 | 2.404 V | C1 | 2.916 V |
|  |  |  |  | 02 | Reserved | 42 | 1.900 V | 82 | 2.412 V | C2 | 2.924 V |
|  |  |  |  | 03 | Reserved | 43 | 1.908 V | 83 | 2.420 V | C3 | 2.932 V |
|  |  |  |  | 04 | Reserved | 44 | 1.916 V | 84 | 2.428 V | C4 | 2.940 V |
|  |  |  |  | 05 | Reserved | 45 | 1.924 V | 85 | 2.436 V | C5 | 2.948 V |
|  |  |  |  | 06 | Reserved | 46 | 1.932 V | 86 | 2.444 V | C6 | 2.956 V |
|  |  |  |  | 07 | Reserved | 47 | 1.940 V | 87 | 2.452 V | C7 | 2.964 V |
|  |  |  |  | 08 | Reserved | 48 | 1.948 V | 88 | 2.460 V | C8 | 2.972 V |
|  |  |  |  | 09 | Reserved | 49 | 1.956 V | 89 | 2.468 V | C9 | 2.980 V |
|  |  |  |  | OA | Reserved | 4A | 1.964 V | 8A | 2.476 V | CA | 2.988 V |
|  |  |  |  | OB | Reserved | 4B | 1.972 V | 8B | 2.484 V | CB | 2.996 V |
|  |  |  |  | OC | Reserved | 4C | 1.980 V | 8C | 2.492 V | CC | 3.004 V |
|  |  |  |  | OD | Reserved | 4D | 1.988 V | 8D | 2.500 V | CD | 3.012 V |
|  |  |  |  | OE | Reserved | 4E | 1.996 V | 8E | 2.508 V | CE | 3.020 V |
|  |  |  |  | OF | Reserved | 4F | 2.004 V | 8F | 2.516 V | CF | 3.028 V |
|  |  |  |  | 10 | 1.500 V | 50 | 2.012 V | 90 | 2.524 V | D0 | 3.036 V |
|  |  |  |  | 11 | 1.508 V | 51 | 2.020 V | 91 | 2.532 V | D1 | 3.044 V |
|  |  |  |  | 12 | 1.516 V | 52 | 2.028 V | 92 | 2.540 V | D2 | 3.052 V |
|  |  |  |  | 13 | 1.524 V | 53 | 2.036 V | 93 | 2.548 V | D3 | 3.060 V |
|  |  |  |  | 14 | 1.532 V | 54 | 2.044 V | 94 | 2.556 V | D4 | 3.068 V |
|  |  |  |  | 15 | 1.540 V | 55 | 2.052 V | 95 | 2.564 V | D5 | 3.076 V |
|  |  |  |  | 16 | 1.548 V | 56 | 2.060 V | 96 | 2.572 V | D6 | 3.084 V |
|  |  |  |  | 17 | 1.556 V | 57 | 2.068 V | 97 | 2.580 V | D7 | 3.092 V |
|  |  |  |  | 18 | 1.564 V | 58 | 2.076 V | 98 | 2.588 V | D8 | 3.100 V |
|  |  |  |  | 19 | 1.572 V | 59 | 2.084 V | 99 | 2.596 V | D9 | 3.108 V |
|  |  |  |  | 1A | 1.580 V | 5A | 2.092 V | 9A | 2.604 V | DA | 3.116 V |
|  |  |  |  | 1B | 1.588 V | 5B | 2.100 V | 9 B | 2.612 V | DB | 3.124 V |
|  |  |  |  | 1 C | 1.596 V | 5C | 2.108 V | 9C | 2.620 V | DC | 3.132 V |
|  |  |  |  | 1D | 1.604 V | 5D | 2.116 V | 9 D | 2.628 V | DD | 3.140 V |
|  |  |  |  | 1E | 1.612 V | 5E | 2.124 V | 9E | 2.636 V | DE | 3.148 V |
|  |  |  |  | 1F | 1.620 V | 5 F | 2.132 V | 9 F | 2.644 V | DF | 3.156 V |
|  |  |  |  | 20 | 1.628 V | 60 | 2.140 V | A0 | 2.652 V | E0 | 3.164 V |
|  |  |  |  | 21 | 1.636 V | 61 | 2.148 V | A1 | 2.660 V | E1 | 3.172 V |
|  |  |  |  | 22 | 1.644 V | 62 | 2.156 V | A2 | 2.668 V | E2 | 3.180 V |
|  |  |  |  | 23 | 1.652 V | 63 | 2.164 V | A3 | 2.676 V | E3 | 3.188 V |
|  |  |  |  | 24 | 1.660 V | 64 | 2.172 V | A4 | 2.684 V | E4 | 3.196 V |

## FAN53870, FAN53871

Table 13. REGISTER DETAILS - 0x07 LDO4 (continued)

| 0x07 LDO4 |  |  |  | Default $=00000000$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |  |  |  |  |
|  |  |  |  | Hex | VOUT | Hex | VOUT | Hex | VOUT | Hex | VOUT |
|  |  |  |  | 25 | 1.668 V | 65 | 2.180 V | A5 | 2.692 V | E5 | 3.204 V |
|  |  |  |  | 26 | 1.676 V | 66 | 2.188 V | A6 | 2.700 V | E6 | 3.212 V |
|  |  |  |  | 27 | 1.684 V | 67 | 2.196 V | A7 | 2.708 V | E7 | 3.220 V |
|  |  |  |  | 28 | 1.692 V | 68 | 2.204 V | A8 | 2.716 V | E8 | 3.228 V |
|  |  |  |  | 29 | 1.700 V | 69 | 2.212 V | A9 | 2.724 V | E9 | 3.236 V |
|  |  |  |  | 2 A | 1.708 V | 6A | 2.220 V | AA | 2.732 V | EA | 3.244 V |
|  |  |  |  | 2B | 1.716 V | 6B | 2.228 V | AB | 2.740 V | EB | 3.252 V |
|  |  |  |  | 2 C | 1.724 V | 6C | 2.236 V | AC | 2.748 V | EC | 3.260 V |
|  |  |  |  | 2D | 1.732 V | 6D | 2.244 V | AD | 2.756 V | ED | 3.268 V |
|  |  |  |  | 2 E | 1.740 V | 6E | 2.252 V | AE | 2.764 V | EE | 3.276 V |
|  |  |  |  | 2 F | 1.748 V | 6 F | 2.260 V | AF | 2.772 V | EF | 3.284 V |
|  |  |  |  | 30 | 1.756 V | 70 | 2.268 V | B0 | 2.780 V | F0 | 3.292 V |
|  |  |  |  | 31 | 1.764 V | 71 | 2.276 V | B1 | 2.788 V | F1 | 3.300 V |
|  |  |  |  | 32 | 1.772 V | 72 | 2.284 V | B2 | 2.796 V | F2 | 3.308 V |
|  |  |  |  | 33 | 1.780 V | 73 | 2.292 V | B3 | 2.804 V | F3 | 3.316 V |
|  |  |  |  | 34 | 1.788 V | 74 | 2.300 V | B4 | 2.812 V | F4 | 3.324 V |
|  |  |  |  | 35 | 1.796 V | 75 | 2.308 V | B5 | 2.820 V | F5 | 3.332 V |
|  |  |  |  | 36 | 1.804 V | 76 | 2.316 V | B6 | 2.828 V | F6 | 3.340 V |
|  |  |  |  | 37 | 1.812 V | 77 | 2.324 V | B7 | 2.836 V | F7 | 3.348 V |
|  |  |  |  | 38 | 1.820 V | 78 | 2.332 V | B8 | 2.844 V | F8 | 3.356 V |
|  |  |  |  | 39 | 1.828 V | 79 | 2.340 V | B9 | 2.852 V | F9 | 3.364 V |
|  |  |  |  | 3A | 1.836 V | 7A | 2.348 V | BA | 2.860 V | FA | 3.372 V |
|  |  |  |  | 3B | 1.844 V | 7B | 2.356 V | BB | 2.868 V | FB | 3.380 V |
|  |  |  |  | 3C | 1.852 V | 7C | 2.364 V | BC | 2.876 V | FC | 3.388 V |
|  |  |  |  | 3D | 1.860 V | 7D | 2.372 V | BD | 2.884 V | FD | 3.396 V |
|  |  |  |  | 3E | 1.868 V | 7E | 2.380 V | BE | 2.892 V | FE | 3.404 V |
|  |  |  |  | 3F | 1.876 V | 7F | 2.388 V | BF | 2.900 V | FF | 3.412 V |

## FAN53870, FAN53871

Table 14. REGISTER DETAILS - 0x08 LDO5


## FAN53870, FAN53871

Table 14. REGISTER DETAILS - 0x08 LDO5 (continued)

| 0x08 LDO5 |  |  |  | Default $=00000000$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |  |  |  |  |
|  |  |  |  | Hex | VOUT | Hex | VOUT | Hex | VOUT | Hex | VOUT |
|  |  |  |  | 25 | 1.668 V | 65 | 2.180 V | A5 | 2.692 V | E5 | 3.204 V |
|  |  |  |  | 26 | 1.676 V | 66 | 2.188 V | A6 | 2.700 V | E6 | 3.212 V |
|  |  |  |  | 27 | 1.684 V | 67 | 2.196 V | A7 | 2.708 V | E7 | 3.220 V |
|  |  |  |  | 28 | 1.692 V | 68 | 2.204 V | A8 | 2.716 V | E8 | 3.228 V |
|  |  |  |  | 29 | 1.700 V | 69 | 2.212 V | A9 | 2.724 V | E9 | 3.236 V |
|  |  |  |  | 2 A | 1.708 V | 6A | 2.220 V | AA | 2.732 V | EA | 3.244 V |
|  |  |  |  | 2B | 1.716 V | 6B | 2.228 V | AB | 2.740 V | EB | 3.252 V |
|  |  |  |  | 2 C | 1.724 V | 6C | 2.236 V | AC | 2.748 V | EC | 3.260 V |
|  |  |  |  | 2D | 1.732 V | 6D | 2.244 V | AD | 2.756 V | ED | 3.268 V |
|  |  |  |  | 2 E | 1.740 V | 6E | 2.252 V | AE | 2.764 V | EE | 3.276 V |
|  |  |  |  | 2 F | 1.748 V | 6 F | 2.260 V | AF | 2.772 V | EF | 3.284 V |
|  |  |  |  | 30 | 1.756 V | 70 | 2.268 V | B0 | 2.780 V | F0 | 3.292 V |
|  |  |  |  | 31 | 1.764 V | 71 | 2.276 V | B1 | 2.788 V | F1 | 3.300 V |
|  |  |  |  | 32 | 1.772 V | 72 | 2.284 V | B2 | 2.796 V | F2 | 3.308 V |
|  |  |  |  | 33 | 1.780 V | 73 | 2.292 V | B3 | 2.804 V | F3 | 3.316 V |
|  |  |  |  | 34 | 1.788 V | 74 | 2.300 V | B4 | 2.812 V | F4 | 3.324 V |
|  |  |  |  | 35 | 1.796 V | 75 | 2.308 V | B5 | 2.820 V | F5 | 3.332 V |
|  |  |  |  | 36 | 1.804 V | 76 | 2.316 V | B6 | 2.828 V | F6 | 3.340 V |
|  |  |  |  | 37 | 1.812 V | 77 | 2.324 V | B7 | 2.836 V | F7 | 3.348 V |
|  |  |  |  | 38 | 1.820 V | 78 | 2.332 V | B8 | 2.844 V | F8 | 3.356 V |
|  |  |  |  | 39 | 1.828 V | 79 | 2.340 V | B9 | 2.852 V | F9 | 3.364 V |
|  |  |  |  | 3A | 1.836 V | 7A | 2.348 V | BA | 2.860 V | FA | 3.372 V |
|  |  |  |  | 3B | 1.844 V | 7B | 2.356 V | BB | 2.868 V | FB | 3.380 V |
|  |  |  |  | 3C | 1.852 V | 7C | 2.364 V | BC | 2.876 V | FC | 3.388 V |
|  |  |  |  | 3D | 1.860 V | 7D | 2.372 V | BD | 2.884 V | FD | 3.396 V |
|  |  |  |  | 3E | 1.868 V | 7E | 2.380 V | BE | 2.892 V | FE | 3.404 V |
|  |  |  |  | 3F | 1.876 V | 7F | 2.388 V | BF | 2.900 V | FF | 3.412 V |

## FAN53870, FAN53871

Table 15. REGISTER DETAILS - 0x09 LDO6

| 0x09 LDO6 |  |  |  | Default $=00000000$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |  |  |  |  |
| 7:0 | LDO6_VOUT | 0000000 | R/W | Sets LDO6 regulation target voltage. <br> Equation: Vout $=1.500 \mathrm{~V}+[(\mathrm{d}-16) \times 8 \mathrm{mV}]$, where d is the decimal value of the register |  |  |  |  |  |  |  |
|  |  |  |  | Hex | VOUT | Hex | VOUT | Hex | VOUT | Hex | VOUT |
|  |  |  |  | 00 | DEFAULT | 40 | 1.884 V | 80 | 2.396 V | C0 | 2.908 V |
|  |  |  |  | 01 | Reserved | 41 | 1.892 V | 81 | 2.404 V | C1 | 2.916 V |
|  |  |  |  | 02 | Reserved | 42 | 1.900 V | 82 | 2.412 V | C2 | 2.924 V |
|  |  |  |  | 03 | Reserved | 43 | 1.908 V | 83 | 2.420 V | C3 | 2.932 V |
|  |  |  |  | 04 | Reserved | 44 | 1.916 V | 84 | 2.428 V | C4 | 2.940 V |
|  |  |  |  | 05 | Reserved | 45 | 1.924 V | 85 | 2.436 V | C5 | 2.948 V |
|  |  |  |  | 06 | Reserved | 46 | 1.932 V | 86 | 2.444 V | C6 | 2.956 V |
|  |  |  |  | 07 | Reserved | 47 | 1.940 V | 87 | 2.452 V | C7 | 2.964 V |
|  |  |  |  | 08 | Reserved | 48 | 1.948 V | 88 | 2.460 V | C8 | 2.972 V |
|  |  |  |  | 09 | Reserved | 49 | 1.956 V | 89 | 2.468 V | C9 | 2.980 V |
|  |  |  |  | OA | Reserved | 4A | 1.964 V | 8A | 2.476 V | CA | 2.988 V |
|  |  |  |  | OB | Reserved | 4B | 1.972 V | 8B | 2.484 V | CB | 2.996 V |
|  |  |  |  | OC | Reserved | 4C | 1.980 V | 8C | 2.492 V | CC | 3.004 V |
|  |  |  |  | OD | Reserved | 4D | 1.988 V | 8D | 2.500 V | CD | 3.012 V |
|  |  |  |  | OE | Reserved | 4E | 1.996 V | 8E | 2.508 V | CE | 3.020 V |
|  |  |  |  | OF | Reserved | 4F | 2.004 V | 8F | 2.516 V | CF | 3.028 V |
|  |  |  |  | 10 | 1.500 V | 50 | 2.012 V | 90 | 2.524 V | D0 | 3.036 V |
|  |  |  |  | 11 | 1.508 V | 51 | 2.020 V | 91 | 2.532 V | D1 | 3.044 V |
|  |  |  |  | 12 | 1.516 V | 52 | 2.028 V | 92 | 2.540 V | D2 | 3.052 V |
|  |  |  |  | 13 | 1.524 V | 53 | 2.036 V | 93 | 2.548 V | D3 | 3.060 V |
|  |  |  |  | 14 | 1.532 V | 54 | 2.044 V | 94 | 2.556 V | D4 | 3.068 V |
|  |  |  |  | 15 | 1.540 V | 55 | 2.052 V | 95 | 2.564 V | D5 | 3.076 V |
|  |  |  |  | 16 | 1.548 V | 56 | 2.060 V | 96 | 2.572 V | D6 | 3.084 V |
|  |  |  |  | 17 | 1.556 V | 57 | 2.068 V | 97 | 2.580 V | D7 | 3.092 V |
|  |  |  |  | 18 | 1.564 V | 58 | 2.076 V | 98 | 2.588 V | D8 | 3.100 V |
|  |  |  |  | 19 | 1.572 V | 59 | 2.084 V | 99 | 2.596 V | D9 | 3.108 V |
|  |  |  |  | 1A | 1.580 V | 5A | 2.092 V | 9A | 2.604 V | DA | 3.116 V |
|  |  |  |  | 1B | 1.588 V | 5B | 2.100 V | 9 B | 2.612 V | DB | 3.124 V |
|  |  |  |  | 1 C | 1.596 V | 5C | 2.108 V | 9 C | 2.620 V | DC | 3.132 V |
|  |  |  |  | 1D | 1.604 V | 5D | 2.116 V | 9 D | 2.628 V | DD | 3.140 V |
|  |  |  |  | 1E | 1.612 V | 5E | 2.124 V | 9E | 2.636 V | DE | 3.148 V |
|  |  |  |  | 1F | 1.620 V | 5 F | 2.132 V | 9 F | 2.644 V | DF | 3.156 V |
|  |  |  |  | 20 | 1.628 V | 60 | 2.140 V | A0 | 2.652 V | E0 | 3.164 V |
|  |  |  |  | 21 | 1.636 V | 61 | 2.148 V | A1 | 2.660 V | E1 | 3.172 V |
|  |  |  |  | 22 | 1.644 V | 62 | 2.156 V | A2 | 2.668 V | E2 | 3.180 V |
|  |  |  |  | 23 | 1.652 V | 63 | 2.164 V | A3 | 2.676 V | E3 | 3.188 V |
|  |  |  |  | 24 | 1.660 V | 64 | 2.172 V | A4 | 2.684 V | E4 | 3.196 V |

Table 15. REGISTER DETAILS - 0x09 LDO6 (continued)

| 0x09 LDO6 |  |  |  | Default $=00000000$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |  |  |  |  |
|  |  |  |  | Hex | VOUT | Hex | VOUT | Hex | VOUT | Hex | VOUT |
|  |  |  |  | 25 | 1.668 V | 65 | 2.180 V | A5 | 2.692 V | E5 | 3.204 V |
|  |  |  |  | 26 | 1.676 V | 66 | 2.188 V | A6 | 2.700 V | E6 | 3.212 V |
|  |  |  |  | 27 | 1.684 V | 67 | 2.196 V | A7 | 2.708 V | E7 | 3.220 V |
|  |  |  |  | 28 | 1.692 V | 68 | 2.204 V | A8 | 2.716 V | E8 | 3.228 V |
|  |  |  |  | 29 | 1.700 V | 69 | 2.212 V | A9 | 2.724 V | E9 | 3.236 V |
|  |  |  |  | 2 A | 1.708 V | 6A | 2.220 V | AA | 2.732 V | EA | 3.244 V |
|  |  |  |  | 2B | 1.716 V | 6B | 2.228 V | AB | 2.740 V | EB | 3.252 V |
|  |  |  |  | 2 C | 1.724 V | 6C | 2.236 V | AC | 2.748 V | EC | 3.260 V |
|  |  |  |  | 2D | 1.732 V | 6D | 2.244 V | AD | 2.756 V | ED | 3.268 V |
|  |  |  |  | 2 E | 1.740 V | 6E | 2.252 V | AE | 2.764 V | EE | 3.276 V |
|  |  |  |  | 2 F | 1.748 V | 6F | 2.260 V | AF | 2.772 V | EF | 3.284 V |
|  |  |  |  | 30 | 1.756 V | 70 | 2.268 V | B0 | 2.780 V | F0 | 3.292 V |
|  |  |  |  | 31 | 1.764 V | 71 | 2.276 V | B1 | 2.788 V | F1 | 3.300 V |
|  |  |  |  | 32 | 1.772 V | 72 | 2.284 V | B2 | 2.796 V | F2 | 3.308 V |
|  |  |  |  | 33 | 1.780 V | 73 | 2.292 V | B3 | 2.804 V | F3 | 3.316 V |
|  |  |  |  | 34 | 1.788 V | 74 | 2.300 V | B4 | 2.812 V | F4 | 3.324 V |
|  |  |  |  | 35 | 1.796 V | 75 | 2.308 V | B5 | 2.820 V | F5 | 3.332 V |
|  |  |  |  | 36 | 1.804 V | 76 | 2.316 V | B6 | 2.828 V | F6 | 3.340 V |
|  |  |  |  | 37 | 1.812 V | 77 | 2.324 V | B7 | 2.836 V | F7 | 3.348 V |
|  |  |  |  | 38 | 1.820 V | 78 | 2.332 V | B8 | 2.844 V | F8 | 3.356 V |
|  |  |  |  | 39 | 1.828 V | 79 | 2.340 V | B9 | 2.852 V | F9 | 3.364 V |
|  |  |  |  | 3A | 1.836 V | 7A | 2.348 V | BA | 2.860 V | FA | 3.372 V |
|  |  |  |  | 3B | 1.844 V | 7B | 2.356 V | BB | 2.868 V | FB | 3.380 V |
|  |  |  |  | 3C | 1.852 V | 7C | 2.364 V | BC | 2.876 V | FC | 3.388 V |
|  |  |  |  | 3D | 1.860 V | 7D | 2.372 V | BD | 2.884 V | FD | 3.396 V |
|  |  |  |  | 3E | 1.868 V | 7E | 2.380 V | BE | 2.892 V | FE | 3.404 V |
|  |  |  |  | 3F | 1.876 V | 7F | 2.388 V | BF | 2.900 V | FF | 3.412 V |

## FAN53870, FAN53871

Table 16. REGISTER DETAILS - 0x0A LDO7

| 0x0A LDO7 |  |  |  | Default $=00000000$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |  |  |  |  |
| 7:0 | LDO7_VOUT | 00000000 | R/W | Sets LDO7 regulation target voltage. <br> Equation: Vout $=1.500 \mathrm{~V}+[(\mathrm{d}-16) \times 8 \mathrm{mV}]$;, where d is the decimal value of the register |  |  |  |  |  |  |  |
|  |  |  |  | Hex | VOUT | Hex | VOUT | Hex | VOUT | Hex | VOUT |
|  |  |  |  | 00 | DEFAULT | 40 | 1.884 V | 80 | 2.396 V | C0 | 2.908 V |
|  |  |  |  | 01 | Reserved | 41 | 1.892 V | 81 | 2.404 V | C1 | 2.916 V |
|  |  |  |  | 02 | Reserved | 42 | 1.900 V | 82 | 2.412 V | C2 | 2.924 V |
|  |  |  |  | 03 | Reserved | 43 | 1.908 V | 83 | 2.420 V | C3 | 2.932 V |
|  |  |  |  | 04 | Reserved | 44 | 1.916 V | 84 | 2.428 V | C4 | 2.940 V |
|  |  |  |  | 05 | Reserved | 45 | 1.924 V | 85 | 2.436 V | C5 | 2.948 V |
|  |  |  |  | 06 | Reserved | 46 | 1.932 V | 86 | 2.444 V | C6 | 2.956 V |
|  |  |  |  | 07 | Reserved | 47 | 1.940 V | 87 | 2.452 V | C7 | 2.964 V |
|  |  |  |  | 08 | Reserved | 48 | 1.948 V | 88 | 2.460 V | C8 | 2.972 V |
|  |  |  |  | 09 | Reserved | 49 | 1.956 V | 89 | 2.468 V | C9 | 2.980 V |
|  |  |  |  | OA | Reserved | 4A | 1.964 V | 8A | 2.476 V | CA | 2.988 V |
|  |  |  |  | OB | Reserved | 4B | 1.972 V | 8B | 2.484 V | CB | 2.996 V |
|  |  |  |  | OC | Reserved | 4C | 1.980 V | 8 C | 2.492 V | CC | 3.004 V |
|  |  |  |  | OD | Reserved | 4D | 1.988 V | 8D | 2.500 V | CD | 3.012 V |
|  |  |  |  | OE | Reserved | 4E | 1.996 V | 8E | 2.508 V | CE | 3.020 V |
|  |  |  |  | OF | Reserved | 4F | 2.004 V | 8F | 2.516 V | CF | 3.028 V |
|  |  |  |  | 10 | 1.500 V | 50 | 2.012 V | 90 | 2.524 V | D0 | 3.036 V |
|  |  |  |  | 11 | 1.508 V | 51 | 2.020 V | 91 | 2.532 V | D1 | 3.044 V |
|  |  |  |  | 12 | 1.516 V | 52 | 2.028 V | 92 | 2.540 V | D2 | 3.052 V |
|  |  |  |  | 13 | 1.524 V | 53 | 2.036 V | 93 | 2.548 V | D3 | 3.060 V |
|  |  |  |  | 14 | 1.532 V | 54 | 2.044 V | 94 | 2.556 V | D4 | 3.068 V |
|  |  |  |  | 15 | 1.540 V | 55 | 2.052 V | 95 | 2.564 V | D5 | 3.076 V |
|  |  |  |  | 16 | 1.548 V | 56 | 2.060 V | 96 | 2.572 V | D6 | 3.084 V |
|  |  |  |  | 17 | 1.556 V | 57 | 2.068 V | 97 | 2.580 V | D7 | 3.092 V |
|  |  |  |  | 18 | 1.564 V | 58 | 2.076 V | 98 | 2.588 V | D8 | 3.100 V |
|  |  |  |  | 19 | 1.572 V | 59 | 2.084 V | 99 | 2.596 V | D9 | 3.108 V |
|  |  |  |  | 1A | 1.580 V | 5A | 2.092 V | 9A | 2.604 V | DA | 3.116 V |
|  |  |  |  | 1B | 1.588 V | 5B | 2.100 V | 9B | 2.612 V | DB | 3.124 V |
|  |  |  |  | 1 C | 1.596 V | 5C | 2.108 V | 9 C | 2.620 V | DC | 3.132 V |
|  |  |  |  | 1D | 1.604 V | 5D | 2.116 V | 9D | 2.628 V | DD | 3.140 V |
|  |  |  |  | 1E | 1.612 V | 5E | 2.124 V | 9E | 2.636 V | DE | 3.148 V |
|  |  |  |  | 1F | 1.620 V | 5 F | 2.132 V | 9 F | 2.644 V | DF | 3.156 V |
|  |  |  |  | 20 | 1.628 V | 60 | 2.140 V | A0 | 2.652 V | E0 | 3.164 V |
|  |  |  |  | 21 | 1.636 V | 61 | 2.148 V | A1 | 2.660 V | E1 | 3.172 V |
|  |  |  |  | 22 | 1.644 V | 62 | 2.156 V | A2 | 2.668 V | E2 | 3.180 V |
|  |  |  |  | 23 | 1.652 V | 63 | 2.164 V | A3 | 2.676 V | E3 | 3.188 V |
|  |  |  |  | 24 | 1.660 V | 64 | 2.172 V | A4 | 2.684 V | E4 | 3.196 V |

## FAN53870, FAN53871

Table 16. REGISTER DETAILS - 0x0A LDO7 (continued)

| 0x0A LDO7 |  |  |  | Default $=00000000$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |  |  |  |  |  |
|  |  |  |  | Hex | VOUT | Hex | VOUT | Hex | VOUT | Hex | VOUT |
|  |  |  |  | 25 | 1.668 V | 65 | 2.180 V | A5 | 2.692 V | E5 | 3.204 V |
|  |  |  |  | 26 | 1.676 V | 66 | 2.188 V | A6 | 2.700 V | E6 | 3.212 V |
|  |  |  |  | 27 | 1.684 V | 67 | 2.196 V | A7 | 2.708 V | E7 | 3.220 V |
|  |  |  |  | 28 | 1.692 V | 68 | 2.204 V | A8 | 2.716 V | E8 | 3.228 V |
|  |  |  |  | 29 | 1.700 V | 69 | 2.212 V | A9 | 2.724 V | E9 | 3.236 V |
|  |  |  |  | 2 A | 1.708 V | 6A | 2.220 V | AA | 2.732 V | EA | 3.244 V |
|  |  |  |  | 2B | 1.716 V | 6B | 2.228 V | AB | 2.740 V | EB | 3.252 V |
|  |  |  |  | 2 C | 1.724 V | 6C | 2.236 V | AC | 2.748 V | EC | 3.260 V |
|  |  |  |  | 2D | 1.732 V | 6D | 2.244 V | AD | 2.756 V | ED | 3.268 V |
|  |  |  |  | 2 E | 1.740 V | 6E | 2.252 V | AE | 2.764 V | EE | 3.276 V |
|  |  |  |  | 2 F | 1.748 V | 6F | 2.260 V | AF | 2.772 V | EF | 3.284 V |
|  |  |  |  | 30 | 1.756 V | 70 | 2.268 V | B0 | 2.780 V | F0 | 3.292 V |
|  |  |  |  | 31 | 1.764 V | 71 | 2.276 V | B1 | 2.788 V | F1 | 3.300 V |
|  |  |  |  | 32 | 1.772 V | 72 | 2.284 V | B2 | 2.796 V | F2 | 3.308 V |
|  |  |  |  | 33 | 1.780 V | 73 | 2.292 V | B3 | 2.804 V | F3 | 3.316 V |
|  |  |  |  | 34 | 1.788 V | 74 | 2.300 V | B4 | 2.812 V | F4 | 3.324 V |
|  |  |  |  | 35 | 1.796 V | 75 | 2.308 V | B5 | 2.820 V | F5 | 3.332 V |
|  |  |  |  | 36 | 1.804 V | 76 | 2.316 V | B6 | 2.828 V | F6 | 3.340 V |
|  |  |  |  | 37 | 1.812 V | 77 | 2.324 V | B7 | 2.836 V | F7 | 3.348 V |
|  |  |  |  | 38 | 1.820 V | 78 | 2.332 V | B8 | 2.844 V | F8 | 3.356 V |
|  |  |  |  | 39 | 1.828 V | 79 | 2.340 V | B9 | 2.852 V | F9 | 3.364 V |
|  |  |  |  | 3A | 1.836 V | 7A | 2.348 V | BA | 2.860 V | FA | 3.372 V |
|  |  |  |  | 3B | 1.844 V | 7B | 2.356 V | BB | 2.868 V | FB | 3.380 V |
|  |  |  |  | 3C | 1.852 V | 7C | 2.364 V | BC | 2.876 V | FC | 3.388 V |
|  |  |  |  | 3D | 1.860 V | 7D | 2.372 V | BD | 2.884 V | FD | 3.396 V |
|  |  |  |  | 3E | 1.868 V | 7E | 2.380 V | BE | 2.892 V | FE | 3.404 V |
|  |  |  |  | 3F | 1.876 V | 7F | 2.388 V | BF | 2.900 V | FF | 3.412 V |

## FAN53870, FAN53871

Table 17. REGISTER DETAILS - 0x0B LDO12_SEQ


## FAN53870, FAN53871

Table 18. REGISTER DETAILS - 0x0C LDO34_SEQ


Table 19. REGISTER DETAILS - 0x0D LDO56_SEQ


Table 20. REGISTER DETAILS - 0x0E LDO7_SEQ

| 0x0E LDO7_SEQ |  |  |  | $\begin{gathered} \text { Default }=00000000 \\ \hline \text { Description } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7:3 | UNUSED |  |  |  |  |
| 2:0 | LDO7_SEQ | 000 | R/W | e LDO7 | encing is selected by setting bits [2:0]. |
|  |  |  |  | Code | Slot Selected |
|  |  |  |  | 000 | Controlled through I ${ }^{2} \mathrm{C}$ by setting the LDO7_EN bit. |
|  |  |  |  | 001 | Selects slot 1 for the LDO7 to be enabled in at power up. |
|  |  |  |  | 010 | Selects slot 2 for the LDO7 to be enabled in at power up. |
|  |  |  |  | 011 | Selects slot 3 for the LDO7 to be enabled in at power up. |
|  |  |  |  | 100 | Selects slot 4 for the LDO7 to be enabled in at power up. |
|  |  |  |  | 101 | Selects slot 5 for the LDO7 to be enabled in at power up. |
|  |  |  |  | 110 | Selects slot 6 for the LDO7 to be enabled in at power up. |
|  |  |  |  | 111 | Selects slot 7 for the LDO7 to be enabled in at power up. |

## FAN53870, FAN53871

Table 21. REGISTER DETAILS - 0xOF SEQUENCING

| OxOF SEQUENCING |  |  |  | $\begin{gathered} \hline \text { Default }=00000000 \\ \hline \text { Description } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7:6 | SEQ_SPEED | 00 | R/W | Code | Period per Slot |
|  |  |  |  | 00 | $500 \mu \mathrm{~s}$ |
|  |  |  |  | 01 | 1.0 ms |
|  |  |  |  | 10 | 1.5 ms |
|  |  |  |  | 11 | 2.0 ms |
| 5:4 | SEQ_CONTROL | 00 | W/CLR | Code | Initialize Power Up or Power Down |
|  |  |  |  | 00 | Default |
|  |  |  |  | 01 | Starts an LDO power up sequence. |
|  |  |  |  | 10 | Starts an LDO shutdown sequence. |
|  |  |  |  | 11 | Bit configuration is ignored. |
| 3 | SEQ_ON | 0 | Read | Code | State of Sequence |
|  |  |  |  | 0 | Indicates that the sequencing is not in process. |
|  |  |  |  | 1 | Indicates that the sequencing is executing and somewhere between the start of slot 1 and the end of slot 7 . The bit remains a 1 until slot 7 has completed at start-up or slot 1 has finished at shutdown, regardless of what slots are used. |
| 2:0 | SEQ_COUNT | 000 | Read | Code | Present Slot |
|  |  |  |  | 000 | Indicates sequencing has completed or not started. |
|  |  |  |  | 001 | Indicates was in slot 1 during register read. |
|  |  |  |  | 010 | Indicates was in slot 2 during register read. |
|  |  |  |  | 011 | Indicates was in slot 3 during register read. |
|  |  |  |  | 100 | Indicates was in slot 4 during register read. |
|  |  |  |  | 101 | Indicates was in slot 5 during register read. |
|  |  |  |  | 110 | Indicates was in slot 6 during register read. |
|  |  |  |  | 111 | Indicates was in slot 7 during register read. |

Table 22. REGISTER DETAILS - 0x10 DISCHARGE

| Ox10 DISCHARGE |  |  | Default = 011111111 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  | Description |

Table 23. REGISTER DETAILS - 0x11 RESET


Table 24. REGISTER DETAILS - 0x12 I2C_ADDR

| 0x12 I2C_ADDR |  |  |  | Default $=00000000$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| 7:2 | UNUSED |  |  |  |  |
| 1:0 | I2C_ADDR_SEL | 01 | R/W | Code | $1^{2} \mathrm{C}$ Address Settings |
|  |  |  |  | 00 | $0 \times 20$ |
|  |  |  |  | 01 | $0 \times 35$ |
|  |  |  |  | 10 | $0 \times 61$ |
|  |  |  |  | 11 | 0x72 |

Table 25. REGISTER DETAILS - 0x13 LDO_COMPO

| 0x13 LDO_COMP0 |  |  |  | Default = 00000101 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |  |
| 7:6 | LDO4_COMP_SEL | $00$ | R/W | The LDO4 Compensation is selected by modifying these bits to account for different COUT values. <br> The Cout_min and Cout_max values are nominal ODCV bias capacitance values utilized with the following DC de-rating: |  |  |
|  |  |  |  | Code | Cout_min | Cout_max |
|  |  |  |  | 00 | $1.0 \mu \mathrm{~F}$ | $<4.7 \mu \mathrm{~F}$ |
|  |  |  |  | 01 | $4.7 \mu \mathrm{~F}$ | < $15 \mu \mathrm{~F}$ |
|  |  |  |  | 10 | $15 \mu \mathrm{~F}$ | <47 $\mu \mathrm{F}$ |
|  |  |  |  | 11 | NA | NA |
| 5:4 | LDO3_COMP_SEL | 00 | R/W | The LDO for differe The Cout values u | ation is selec alue. <br> out max valu he following DC | ese bits to account CV bias capacitance |
|  |  |  |  | Code | Cout_min | Cout_max |
|  |  |  |  | 00 | $1.0 \mu \mathrm{~F}$ | <4.7 $\mu \mathrm{F}$ |
|  |  |  |  | 01 | $4.7 \mu \mathrm{~F}$ | <15 $\mu \mathrm{F}$ |
|  |  |  |  | 10 | $15 \mu \mathrm{~F}$ | $<47 \mu \mathrm{~F}$ |
|  |  |  |  | 11 | NA | NA |
| 3:2 | LDO2_COMP_SEL | 01 | R/W | The LDO for differ | ation is selec value. | ese bits to account |
|  |  |  |  | Code | COUT_MIN | COUT_MAX |
|  |  |  |  | 00 | - | $<5.5 \mu \mathrm{~F}$ |
|  |  |  |  | 01 | $5.5 \mu \mathrm{~F}$ | <17 $\mu \mathrm{F}$ |
|  |  |  |  | 10 | $17 \mu \mathrm{~F}$ | <34 $\mu \mathrm{F}$ |
|  |  |  |  | 11 | $34 \mu \mathrm{~F}$ | - |
| 1:0 | LDO1_COMP_SEL | 01 | R/W | The LDO for differe | ation is selec value. | ese bits to account |
|  |  |  |  | Code | COUT_MIN | COUT_MAX |
|  |  |  |  | 00 | - | $<5.5 \mu \mathrm{~F}$ |
|  |  |  |  | 01 | $5.5 \mu \mathrm{~F}$ | $<17 \mu \mathrm{~F}$ |
|  |  |  |  | 10 | $17 \mu \mathrm{~F}$ | <34 $\mu \mathrm{sF}$ |
|  |  |  |  | 11 | $34 \mu \mathrm{~F}$ | - |

FAN53870, FAN53871

Table 26. REGISTER DETAILS - 0x14 LDO_COMP1


Table 27. REGISTER DETAILS - 0x15 INTERRUPT1

| 0x15 INTERRUPT1 |  |  |  | $\begin{gathered} \hline \text { Default }=00000000 \\ \hline \text { Description } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | UNUSED |  |  |  |  |
| 6 | LDO7_UVP_INT | 0 | R/CLR | Code | LDO7 UVP Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Under-Voltage event occurred on LDO7 output. |
| 5 | LDO6_UVP_INT | 0 | R/CLR | Code | LDO6 UVP Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Under-Voltage event occurred on LDO6 output. |
| 4 | LDO5_UVP_INT | 0 | R/CLR | Code | LDO5 UVP Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Under-Voltage event occurred on LDO5 output. |
| 3 | LDO4_UVP_INT | 0 | R/CLR | Code | LDO4 UVP Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Under-Voltage event occurred on LDO4 output. |
| 2 | LDO3_UVP_INT | 0 | R/CLR | Code | LDO3 UVP Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Under-Voltage event occurred on LDO3 output. |
| 1 | LDO2_UVP_INT | 0 | R/CLR | Code | LDO2 UVP Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Under-Voltage event occurred on LDO2 output. |
| 0 | LDO1_UVP_INT | 0 | R/CLR | Code | LDO1 UVP Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Under-Voltage event occurred on LDO1 output. |

Table 28. REGISTER DETAILS - 0x16 INTERRUPT2

| 0x16 INTERRUPT2 |  |  |  | $\begin{gathered} \hline \text { Default }=00000000 \\ \hline \text { Description } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | UNUSED |  |  |  |  |
| 6 | LDO7_OCP_INT | 0 | R/CLR | Code | LDO7 OCP Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Current event detected on LDO7 output. |
| 5 | LDO6_OCP_INT | 0 | R/CLR | Code | LDO6 OCP Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Current event detected on LDO6 output. |
| 4 | LDO5_OCP_INT | 0 | R/CLR | Code | LDO5 OCP Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Current event detected on LDO5 output. |
| 3 | LDO4_OCP_INT | 0 | R/CLR | Code | LDO4 OCP Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Current event detected on LDO4 output. |
| 2 | LDO3_OCP_INT | 0 | R/CLR | Code | LDO3 OCP Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Current event detected on LDO3 output. |
| 1 | LDO2_OCP_INT | 0 | R/CLR | Code | LDO2 OCP Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Current event detected on LDO2 output. |
| 0 | LDO1_OCP_INT | 0 | R/CLR | Code | LDO1 OCP Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Over-Current event detected on LDO1 output. |

Table 29. REGISTER DETAILS - 0x17 INTERRUPT3

| 0x17 INTERRUPT3 |  |  |  | $\frac{\text { Default }=00000000}{\text { Description }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | TSD_INT | 0 | R/CLR | Code | Thermal Shutdown Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | A Thermal Shutdown event detected or that the temperature has fallen below the hysteresis level. |
| 6 | TSD_WRN_INT | 0 | R/CLR | Code | Thermal Warning Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | Thermal Shutdown Warning threshold was surpassed or that the temperature has fallen below the hysteresis level. |
| 5 | VSYS_UVLO_INT | 0 | R/CLR | Code | VSYS Under-Voltage-Lock-Out Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | VSYS fell below the UVLO falling threshold or that VSYS have risen above the UVLO rising threshold after a UVLO fault. |
|  |  |  |  | Reading the the associated status bit provides present state of the input voltage. |  |
| 4 | LDO7_UVLO_INT | 0 | R/CLR | Code | VIN7 Under-Voltage-Lock-Out Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | VIN7 fell below the UVLO falling threshold while LDO7 was enabled or that VIN7 has risen above the UVLO rising threshold after a UVLO fault. |
|  |  |  |  | Reading the associated status bit provides present state of the input voltage. |  |
| 3 | LDO6_UVLO_INT | 0 | R/CLR | Code | VIN6 Under-Voltage-Lock-Out Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | VIN6 fell below the UVLO falling threshold while LDO6 was enabled or that VIN6 has risen above the UVLO rising threshold after a UVLO fault. |
|  |  |  |  | Reading the associated status bit provides present state of the input voltage. |  |
| 2 | LDO5_UVLO_INT | 0 | R/CLR | Code | VIN5 Under-Voltage-Lock-Out Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | VIN5 fell below the UVLO falling threshold while LDO5 was enabled or that VIN5 has risen above the UVLO rising threshold after a UVLO fault. |
|  |  |  |  | Reading the associated status bit provides present state of the input voltage. |  |
| 1 | LDO34_UVLO_INT | 0 | R/CLR | Code | VIN34 Under-Voltage-Lock-Out Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | VIN34 fell below the UVLO falling threshold while LDO3 and/or LDO4 were enabled or that VIN34 has risen above the rising UVLO thresholds after a UVLO fault. |
|  |  |  |  | Reading the associated status bit provides present state of the input voltage. |  |
| 0 | LDO12_UVLO_INT | 0 | R/CLR | Code | VIN12 Under-Voltage-Lock-Out Interrupt |
|  |  |  |  | 0 | Clear |
|  |  |  |  | 1 | VIN12 fell below the UVLO falling threshold while LDO1 and/or LDO2 were enabled or that VIN12 has risen above the UVLO rising threshold after a UVLO fault. |
|  |  |  |  | Reading the associated status bit provides present state of the input voltage. |  |

Table 30. REGISTER DETAILS - 0x18 STATUS1

| 0x18 STATUS 1 |  |  |  | $\begin{gathered} \hline \text { Default }=00000000 \\ \hline \text { Description } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | UNUSED |  |  |  |  |
| 6 | LDO7_UVP_STAT | 0 | Read | Code | LDO7 UVP Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | An Under-Voltage condition exists on LDO7 output. |
| 5 | LDO6_UVP_STAT | 0 | Read | Code | LDO6 UVP Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | An Under-Voltage condition exists on LDO6 output. |
| 4 | LDO5_UVP_STAT | 0 | Read | Code | LDO5 UVP Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | An Under-Voltage condition exists on LDO5 output. |
| 3 | LDO4_UVP_STAT | 0 | Read | Code | LDO4 UVP Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | An Under-Voltage condition exists on LDO4 output. |
| 2 | LDO3_UVP_STAT | 0 | Read | Code | LDO3 UVP Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | An Under-Voltage condition exists on LDO3 output. |
| 1 | LDO2_UVP_STAT | 0 | Read | Code | LDO2 UVP Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | An Under-Voltage condition exists on LDO2 output. |
| 0 | LDO1_UVP_STAT | 0 | Read | Code | LDO1 UVP Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | An Under-Voltage condition exists on LDO1 output. |

Table 31. REGISTER DETAILS - 0x19 STATUS2

| 0x19 STATUS2 |  |  |  | $\begin{gathered} \hline \text { Default }=00000000 \\ \hline \text { Description } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | UNUSED |  |  |  |  |
| 6 | LDO7_OCP_STAT | 0 | Read | Code | LDO7 OCP Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | An Over-Current condition exists on LDO7 output. |
| 5 | LDO6_OCP_STAT | 0 | Read | Code | LDO6 OCP Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | An Over-Current condition exists on LDO6 output. |
| 4 | LDO5_OCP_STAT | 0 | Read | Code | LDO5 OCP Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | An Over-Current condition exists on LDO5 output. |
| 3 | LDO4_OCP_STAT | 0 | Read | Code | LDO4 OCP Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | An Over-Current condition exists on LDO4 output. |
| 2 | LDO3_OCP_STAT | 0 | Read | Code | LDO3 OCP Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | An Over-Current condition exists on LDO3 output. |
| 1 | LDO2_OCP_STAT | 0 | Read | Code | LDO2 OCP Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | An Over-Current condition exists on LDO2 output. |
| 0 | LDO1_OCP_STAT | 0 | Read | Code | LDO1 OCP Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | An Over-Current condition exists on LDO1 output. |

Table 32. REGISTER DETAILS - 0x1A STATUS3

| 0x1AB STATUS3 |  |  |  | $\frac{\text { Default }=00000000}{\text { Description }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | TSD_STAT | 0 | Read | Code | Thermal Shutdown Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | Device is in Thermal Shutdown. |
| 6 | TSD_WRN_STAT | 0 | Read | Code | Thermal Warning Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | The temperature is above the Thermal Warning level and shutdown is impending. |
| 5 | VSYS_UVLO_STAT | 0 | Read | Code | VSYS Under-Voltage-Lock-Out Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | VSYS is below the UVLO threshold. |
| 4 | LDO7_UVLO_STAT | 0 | Read | Code | VIN7 Under-Voltage-Lock-Out Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | VIN7 is below the UVLO threshold while LDO7 is enabled. |
| 3 | LDO6_UVLO_STAT | 0 | Read | Code | VIN6 Under-Voltage-Lock-Out Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | VIN6 is below the UVLO threshold while LDO6 is enabled. |
| 2 | LDO5_UVLO_STAT | 0 | Read | Code | VIN5 Under-Voltage-Lock-Out Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | VIN5 is below the UVLO threshold while LDO5 is enabled. |
| 1 | LDO34_UVLO_STAT | 0 | Read | Code | VIN34 Under-Voltage-Lock-Out Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | VIN34 is below the UVLO threshold while LDO3 and/or LDO4 are enabled. |
| 0 | LDO12_UVLO_STAT | 0 | Read | Code | VIN12 Under-Voltage-Lock-Out Status |
|  |  |  |  | 0 | Normal Operation |
|  |  |  |  | 1 | VIN12 is below the UVLO threshold while LDO1 and/or LDO2 are enabled. |

Table 33. REGISTER DETAILS - 0x1B STATUS4

| Ox1B STATUS4 |  | Default = 00000000 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type | Description |  |
| 6 | CHIP_SUSD | 0 | Read | Code | Chip Suspension |
|  |  |  |  | 0 | Chip in normal state |
|  |  |  |  | 1 | The entire chip has been suspended due to a global |
| fault condition. |  |  |  |  |  |

Table 34. REGISTER DETAILS - 0x1C MINT1

| 0x1C MINT1 |  |  |  | $\begin{gathered} \text { Default }=00000000 \\ \hline \text { Description } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | UNUSED |  |  |  |  |
| 6 | MASK_LDO7_UVP | 0 | R/W | Code | LDO7 UVP MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when LDO7 Under-Voltage interrupt occurs. |
| 5 | MASK_LDO6_UVP | 0 | R/W | Code | LDO6 UVP MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when LDO6 Under-Voltage interrupt occurs. |
| 4 | MASK_LDO5_UVP | 0 | R/W | Code | LDO5 UVP MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when LDO5 Under-Voltage interrupt occurs. |
| 3 | MASK_LDO4_UVP | 0 | R/W | Code | LDO4 UVP MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when LDO4 Under-Voltage interrupt occurs. |
| 2 | MASK_LDO3_UVP | 0 | R/W | Code | LDO3 UVP MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when LDO3 Under-Voltage interrupt occurs. |
| 1 | MASK_LDO2_UVP | 0 | R/W | Code | LDO2 UVP MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when LDO2 Under-Voltage interrupt occurs. |
| 0 | MASK_LDO1_UVP | 0 | R/W | Code | LDO1 UVP MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when LDO1 Under-Voltage interrupt occurs. |

Table 35. REGISTER DETAILS - 0x1D MINT2

| 0x1D MINT2 |  |  |  | $\begin{gathered} \text { Default }=00000000 \\ \hline \text { Description } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | UNUSED |  |  |  |  |
| 6 | MASK_LDO7_OCP | 0 | R/W | Code | LDO7 OCP MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when LDO7 <br> Over-Current interrupt occurs |
| 5 | MASK_LDO6_OCP | 0 | R/W | Code | LDO6 OCP MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when LDO6 <br> Over-Current interrupt occurs |
| 4 | MASK_LDO5_OCP | 0 | R/W | Code | LDO5 OCP MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when LDO5 <br> Over-Current interrupt occurs |
| 3 | MASK_LDO4_OCP | 0 | R/W | Code | LDO4 OCP MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when LDO4 Over-Current interrupt occurs |
| 2 | MASK_LDO3_OCP | 0 | R/W | Code | LDO3 OCP MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when LDO3 Over-Current interrupt occurs |
| 1 | MASK_LDO2_OCP | 0 | R/W | Code | LDO2 OCP MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when LDO2 <br> Over-Current interrupt occurs |
| 0 | MASK_LDO1_OCP | 0 | R/W | Code | LDO1 OCP MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when LDO1 Over-Current interrupt occurs |

Table 36. REGISTER DETAILS - 0x1E MINT3

| 0x1E MINT3 |  |  |  | $\begin{gathered} \text { Default }=00000000 \\ \hline \text { Description } \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Name | Default | Type |  |  |
| 7 | MASK_TSD | 0 | R/W | Code | Thermal Shutdown MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when a Thermal Shutdown interrupt occurs. |
| 6 | MASK_TSD_WRN | 0 | R/W | Code | Thermal Warning MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when a Thermal Warning interrupt occurs. |
| 5 | MASK_VSYS_UVLO | 0 | R/W | Code | VSYS UVLO MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when VSYS Input Power Under-Voltage interrupt occurs. |
| 4 | MASK_LDO7_UVLO | 0 | R/W | Code | LDO7 UVLO MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when VIN7 Input Power Under-Voltage interrupt occurs. |
| 3 | MASK_LDO6_UVLO | 0 | R/W | Code | VIN6 UVLO MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when VIN6 Input Power Under-Voltage interrupt occurs. |
| 2 | MASK_LDO5_UVLO | 0 | R/W | Code | VIN5 UVLO MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when VIN5 Input Power Under-Voltage interrupt occurs. |
| 1 | MASK_LDO34_UVLO | 0 | R/W | Code | VIN34 UVLO MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when VIN34 Input Power Under-Voltage interrupt occurs. |
| 0 | MASK_LDO12_UVLO | 0 | R/W | Code | VIN12 UVLO MASK |
|  |  |  |  | 0 | No masking of interrupt |
|  |  |  |  | 1 | INT pin will not change states when VIN12 Input Power Under-Voltage interrupt occurs. |

## APPLICATION GUIDELINES

## LDO Input Capacitor Considerations

If long wires are used to bring power to an evaluation board, additional "bulk" capacitance (electrolytic or tantalum) should be placed (on the evaluation board) between $\mathrm{C}_{\text {IN }}$ and the power source lead to reduce ringing that can occur between the inductance of the power source leads and $\mathrm{C}_{\mathrm{IN}}$. Use only X5R and X7R ceramic capacitors with adequate voltage rating for the input capacitors.

The effective capacitance value decreases as the voltage across the capacitor increases due to DC bias effects. Adding additional capacitance to the minimum recommended ensures reliable operation.

## LDO Output Capacitor Considerations

FAN53870 LDOs are initially set at the factory for a range of 5.5 to $17 \mu \mathrm{~F}$ (unbiased) on LDO1 and LDO2, and a range of 1.0 to $4.7 \mu \mathrm{~F}$ (unbiased) on LDO3-7. All LDOs can be trimmed at the factory for up to $47 \mu \mathrm{~F}$ total (unbiased) capacitance. When evaluating and ordering the FAN53870,
to ensure optimum performance and stability, specify the amount of capacitance each LDO output will have with an onsemi representative.

Use only X5R and X7R ceramic capacitors with adequate voltage rating for the output capacitors.

## PCB Layout Recommendations

Input and output capacitors should be placed as close to the associated power pin. The ground terminal of the capacitor should be connected to a good ground plane preferably on the surface of the board. Input power should be routed to the input capacitor first and then to the input pin of the IC. For power from layers other than the layer on which the capacitor sits, should be routed to the capacitor layer with vias in pad or close to the positive terminal of the capacitor. Power traces from the LDO output should be routed to the output capacitor first and then to (if necessary) other layers.


Figure 31. Recommended PCB Assembly (Top View)


Figure 32. Recommended PCB Layout

## WLCSP20 1.61x1.96x0.432

CASE 567YA
ISSUE O
DATE 02 JUL 2019


| DOCUMENT NUMBER: | 98AON08754H | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | WLCSP20 1.61x1.96x0.432 | PAGE 1 OF 1 |

ON Semiconductor and (ON) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any a
rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com

