UltraScale and UltraScale+ FPGAs Packaging and Pinouts

Product Specification

UG575 (v1.7.1) April 27, 2017

XILINX
ALL PROGRAMMABLE™

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
04/27/2017	1.7.1	Replaced the FFVE1760 (XCKU15P) figures in Chapter 3, Device Diagrams.
04/26/2017	1.7	Added the XQKU040, XQKU060, XQKU095, and XQKU115 devices where applicable. Added the RBA676, RFA1156, RLD1517, and RLF1924 packages where applicable. Chapter 1, Packaging Overview: Updated Note 5 in Table 1-4. Revised Table 1-5, Table 1-6, and Table 1-7. Added notes and recommendations to the SYSMON, Configuration, PCIe, Interlaken, and 100GE Integrated Blocks section. Revised many of the Device Diagrams. Chapter 2, Package Files: Updated the links. Added and updated package files for Virtex UltraScale+ and Kintex UltraScale+ FPGAs. Chapter 3, Device Diagrams: Added and updated diagrams for Virtex UltraScale+ and Kintex UltraScale+ FPGAs. Chapter 4, Mechanical Drawings: Added and replaced many of the mechanical drawings for the Virtex UltraScale+ and Kintex UltraScale+ devices. Chapter 5, Package Marking: Updated the Virtex UltraScale and Kintex UltraScale device top-mark diagrams to include the bar code top-mark diagrams. Added the Virtex UltraScale+ and Kintex UltraScale+ device top-mark diagrams. Chapter 7, Soldering Guidelines: Added the Sn/Pb Reflow Soldering section. Updated the Conformal Coating recommendation.
04/25/2016	1.6	Added Kintex UltraScale+ and Virtex UltraScale+ FPGAs. Chapter 1, Packaging Overview: Revised GC or HDGC description and added RSVDGND to Table 1-4. Revised the Die Level Bank Numbering Overview section including adding and replacing figures and removing tables. Chapter 2, Package Files: Updated the links. Chapter 3, Device Diagrams: Corrected Figure 3-7 and Figure 3-8. Chapter 4, Mechanical Drawings: Updated top-lid flat-surface dimension from 31.05 sq. max. to 29.70sq. max. in Figure 4-10 (FFVA1156). Updated the top-lid flat-surface dimension from 29.10 max. to 29.70 sq. max. in Figure 4-11 (FFVA1156) and Figure 4-12 (FFVA1156). Added top-lid flat-surface dimension 33.10 in Figure 4-15 (FFVA1517). Update dimension A nominal from 3.61 to 3.51 in Figure 4-20 (FFVB1760). Updated Figure 4-32 (FLGB2104) to add a missing decimal point. Updated Figure 4-34 (FFVC2104) with the correct package dimensions. Chapter 7, Soldering Guidelines: Updated the device list in Table 7-2. Chapter 10, Thermal Management Strategy: Added a new recommendation and Figure 10-2.

Date	Version	Revision
10/19/2015	1.5	Added the XCKU025 and the XCKU095 in the FFVA1156 package. In Chapter 1, Packaging Overview, updated SFVA784 package in Table 1-6, Table 1-9 and Table 1-10. Updated the FLVB1760 rows in Table 1-7.Added an important note in Footprint Compatibility between Packages. Replaced Figure 1-13. In Chapter 3, Device Diagrams, replaced the SFVA784 drawings in Figure 3-3 and Figure 3-4 with updated pinouts. Updated Figure 3-43 and Figure 3-44. In Chapter 4, Mechanical Drawings, updated Figure 4-5 (SFVA784) and Figure 4-11 (FFVA1156), and corrected the heading for Figure 4-32 to include FLGB2104 and FLGC2104. Replaced Figure 4-32, Figure 4-39, Figure 4-40, and Figure 4-43. In Chapter 8, Recommended PCB Design Rules for BGA Packages, updated Table 8-1. In Chapter 9, Thermal Specifications, added thermal resistance data to Table 9-1. Substantial edits to the Introduction, Thermal Resistance Data, and Thermal Resistance Data sections. Added a new recommendation on page 352. In Chapter 10, Thermal Management Strategy, removed *Design and Silicon* section, updated the Flip-Chip Packages and System Level Heat Sink Solutions sections, removed the *Thermal Management Options* section, added more information to Types of TIM, removed the *Comparing the Types of Interface Materials* section, added the Applied Pressure from Heat Sink to the Package via Thermal Interface Materials section, and removed the *Package Pressure Handling Capacity* section. In Chapter 11, Heat Sink Guidelines for Lidless Flip-Chip Packages, removed the *Package Loading Specifications* section.
05/13/2015	1.4	Added the XCKU035 and XCKU040 devices in the SFVA784 package throughout this guide. Added XCKU085 and XCKU095 updates throughout including Table 1-6, Table 1-7, and Table 3-1. In Chapter 1, Packaging Overview, in Table 1-4 changed D01_DIN_0, D02_0, and D03_0 to bidirectional. Updated Figure 1-9 to Figure 1-14 with new GTH Quad placements. In Chapter 4, Mechanical Drawings, updated Table 4-1 and the specific mechanical drawings of the SFVA784, FBVA900, FLVA1517, FLVD1517, FLVB1760, FLVA2104, FLVB2104, FLGB2104, FFVC2104, FLVC2104, and FLGC2104.
03/23/2015	1.3	Updated the Differences from Previous Generations section. In Table 1-4, updated VCCINT and VCCAUX descriptions and the Multi-gigabit Serial Transceiver Pins (GTHE3 and GTYE3) section. Updated the Die Level Bank Numbering Overview section including adding the SYSMON, Configuration, PCIe, Interlaken, and 100GE Integrated Blocks section. Replaced Figure 1-4 through Figure 1-62 and updated information in Table 1-9 through Table 1-21. Removed the XCKU075 and XCKU100 throughout. Added the XCKU085 and XCKU095 where data is available. In Chapter 2, Package Files, updated the links to the ASCII files. In Chapter 3, Device Diagrams, updated Figure 3-13, Figure 3-14 and added numerous new figures. In Chapter 4, Mechanical Drawings, removed the FBVA900 mechanical drawings and updated Figure 4-17. In Chapter 5, Package Marking, added to the 2nd line description in Table 5-1. Revised Table 9-1.

Date	Version	Revision
01/12/2015	1.2	Revised the device/package combinations per the update to the *UltraScale Architecture and Product Overview* (DS890) [Ref 1]. This revision was throughout the guide in every table with package listings, Package Files, Device Diagrams, and Mechanical Drawings. Updated Table 1-16, Table 1-17, and replaced Table 1-18, Table 1-19, and Table 1-20. Updated descriptions in Table 5-1. Updated descriptions in Table 7-2. Revised and added to Table 9-1. Added references to Appendix A.
09/04/2014	1.1	Added a discussion on ULA materials on page 11. In Differences from Previous Generations, updated the differential clock pin pairs and the VREF pin discussion. Added the Virtex UltraScale FPGA packages to Table 1-1. Also added the Virtex UltraScale devices to Table 1-2, Table 1-3, and Table 1-5. Updated PERSTN[0 to 1], DOUT_CSO_B, FWE_FCS2_B, RS[0 to 1], RDWR_FCS_B_0, D00_MOSI_0, D01_DIN_0, and VREF_[bank number] descriptions. Updated Multi-gigabit Serial Transceiver Pins (GTHE3 and GTYE3) pin names. Added Table 1-6 and Table 1-7. Revised the T[*0 to 3*][*U or L*] and N[*0 to 12*] descriptions in the User I/O Pins section of Table 1-4: Pin Definitions. Updated the figures and added tables to the Die Level Bank Numbering Overview section. Changed the TXT and CSV files associated with Table 2-1. Also updated Table 2-1 with additional device/packages and links. In Chapter 3, Device Diagrams, replaced or added figures. Added Figure 4-1 through Figure 4-4. Replaced Figure 4-10 and Figure 4-11. Added Figure 4-15 through Figure 4-13. Added the Virtex UltraScale device package marking template to Chapter 5. Clarified the maximum reflow soldering guidelines on page 340 and updated Table 7-2: Peak Package Reflow Body Temperature(1). Replaced Figure 7-2. Removed the *Sn/Pb Reflow Soldering* section from Chapter 7, Soldering Guidelines. Added Post Reflow/Cleaning/Washing and Conformal Coating sections. Updated *Thermal Management Options* and Figure 10-2. Added Heat Sink Removal Procedure and *Package Pressure Handling Capacity* to Chapter 10. Updated the links to references [Ref 18], [Ref 19], and [Ref 20] in Appendix A. Added further references.
12/10/2013	1.0	Initial Xilinx release.

Table of Contents

Revision History 2

Chapter 1: Packaging Overview

Introduction to the UltraScale Architecture 10
Introduction to UltraScale and UltraScale+ FPGAs Packaging and Pinouts 11
Differences from Previous Generations 12
Device/Package Combinations 13
Gigabit Transceiver Channels by Device/Package 14
User I/O Pins by Device/Package 18
Pin Definitions 21
Footprint Compatibility between Packages 27
Die Level Bank Numbering Overview 46

Chapter 2: Package Files

About ASCII Package Files 149
Package Specifications Designations 150
ASCII Pinout Files 151

Chapter 3: Device Diagrams

Summary 155
FBVA676 Package–XCKU035 and XCKU040 and RBA676 Package–XQKU040 160
SFVA784 (XCKU035 and XCKU040) 162
FBVA900 (XCKU035 and XCKU040) 164
FFVA1156 (XCKU025) 166
FFVA1156 (XCKU035) 168
FFVA1156 (XCKU040) and RFA1156 (XQKU040) 170
FFVA1156 (XCKU060) and RFA1156 (XQKU060) 172
FFVA1156 (XCKU095) and RFA1156 (XQKU095) 174
FFVA1517 (XCKU060) 176
FLVA1517 (XCKU085 and XCKU115) 178
FFVC1517 (XCKU095) 180
FLVD1517 (XCKU115) and RLD1517 (XQKU115) 182
FFVB1760 (XCKU095) 184

FLVB1760 (XCKU085) 186
FLVB1760 (XCKU115) 188
FLVD1924 (XCKU115) 190
FLVF1924 (XCKU085) 192
FLVF1924 (XCKU115) and RLF1924 (XQKU115) 194
FLVA2104 (XCKU115) 196
FFVB2104 (XCKU095) 198
FLVB2104 (XCKU115) 200
FFVC1517 (XCVU065) 202
FFVC1517 (XCVU080 and XCVU095) 204
FFVD1517 (XCVU080 and XCVU095) 206
FLVD1517 (XCVU125) 208
FFVB1760 (XCVU080 and XCVU095) 210
FLVB1760 (XCVU125) 212
FFVA2104 (XCVU080 and XCVU095) 214
FLVA2104 (XCVU125) 216
FFVB2104 (XCVU080 and XCVU095) 218
FLVB2104 (XCVU125) 220
FLGB2104 (XCVU160 and XCVU190) 222
FFVC2104 (XCVU095) 224
FLVC2104 (XCVU125) 226
FLGC2104 (XCVU160 and XCVU190) 228
FLGB2377 (XCVU440) 230
FLGA2577 (XCVU190) 232
FLGA2892 (XCVU440) 234
FFVA676 (XCKU3P and XCKU5P) 236
FFVB676 (XCKU3P and XCKU5P) 238
SFVB784 (XCKU3P and XCKU5P) 240
FFVD900 (XCKU3P and XCKU5P) 242
FFVE900 (XCKU9P) 244
FFVE900 (XCKU13P) 246
FFVA1156 (XCKU15P) 248
FFVE1517 (XCKU11P) 250
FFVE1517 (XCKU15P) 252
FFVA1760 (XCKU15P) 254
FFVE1760 (XCKU15P) 256
FFVC1517 (XCVU3P) 258
FLGF1924 (XCVU11P) 260
FLVA2104 (XCVU5P and XCVU7P) 262
FLGA2104 (XCVU9P) 264

FLVB2104 (XCVU5P and XCVU7P) 266
FLGB2104 (XCVU9P) 268
FLGB2104 (XCVU11P) 270
FHGB2104 (XCVU13P) 272
FLVC2104 (XCVU5P and XCVU7P) 274
FLGC2104 (XCVU9P) 276
FHGC2104 (XCVU13P) 278
FSGD2104 (XCVU9P) 280
FLGA2577 (XCVU9P) 282
FLGA2577 (XCVU11P) 284
FLGA2577 (XCVU13P) 286

Chapter 4: Mechanical Drawings

Summary 288
FBVA676 Lidless Flip-Chip, Fine-Pitch BGA (XCKU035 and XCKU040) 291
FFVA676 and FFVB676 Flip-Chip, Fine-Pitch BGA (XCKU3P and XCKU5P) 293
RBA676 Ruggedized Flip-Chip, Fine-Pitch BGA (XQKU040) 294
SFVA784 Flip-Chip, Chip-Scale (0.8 mm) BGA (XCKU035 and XCKU040) 295
SFVB784 Flip-Chip, Chip-Scale (0.8 mm) BGA (XCKU3P and XCKU5P) 296
FBVA900 Lidless Flip-Chip, Fine-Pitch BGA (XCKU035 and XCKU040) 297
FFVD900 (XCKU3P and XCKU5P) and FFVE900 (XCKU9P and XCKU13P) Flip-Chip, Fine-Pitch BGA 299
FFVA1156 Flip-Chip, Fine-Pitch BGA (XCKU025, XCKU035, and XCKU040) 300
FFVA1156 Flip-Chip, Fine-Pitch BGA (XCKU060 and XCKU095) 301
FFVA1156 Flip-Chip, Fine-Pitch BGA (XCKU15P) 302
RFA1156 Ruggedized Flip-Chip, Fine-Pitch BGA (XQKU040) 303
RFA1156 Ruggedized Flip-Chip, Fine-Pitch BGA (XQKU060 and XQKU095) 304
FFVA1517, FFVC1517, and FFVD1517 Flip-Chip, Fine-Pitch BGA (XCKU060, XCKU095, XCVU065, XCVU080, XCVU095) 305
FFVC1517 (XCVU3P) and FFVE1517 (XCKU11P and XCKU15P) Flip-Chip, Fine-Pitch BGA 306
FLVA1517 (XCKU085 and XCKU115) and FLVD1517 (XCKU115 and XCVU125) Flip-Chip, Fine-Pitch BGA 307
RLD1517 Ruggedized Flip-Chip, Fine-Pitch BGA (XQKU115) 308

FFVA1760 Flip-Chip, Fine-Pitch BGA (XCKU15P) 309
FFVB1760 Flip-Chip, Fine-Pitch BGA (XCKU095, XCVU080, and XCVU095) 310
FLVB1760 Flip-Chip, Fine-Pitch BGA (XCKU085, XCKU115, and XCVU125) 311
FFVE1760 Flip-Chip, Fine-Pitch BGA (XCKU15P). 312
FLVD1924 (XCKU115) and FLVF1924 (XCKU085 and XCKU115) Flip-Chip, Fine-Pitch BGA 313
FLGF1924 (XCVU11P) Flip-Chip, Fine-Pitch BGA. 314
RLF1924 (XQKU115) Ruggedized Flip-Chip, Fine-Pitch BGA 315
FFVA2104 (XCVU080 and XCVU095) and FFVB2104 (XCKU095, XCVU080, and XCVU095) Flip-Chip, Fine-Pitch BGA 316
FHGA2104 (XCVU13P) Flip-Chip, Fine-Pitch BGA 317
FHGB2104 (XCVU13P) and FHGC2104 (XCVU13P) Flip-Chip, Fine-Pitch BGA. 318
FLVA2104 (XCKU115 and XCVU125) and FLVB2104 (XCKU115 and XCVU125) Flip-Chip, Fine-Pitch BGA 319
FLVA2104 (XCVU5P and XCVU7P) and FLVB2104 (XCVU5P and XCVU7P) Flip-Chip, Fine-Pitch BGA. . 320
FLGA2104 (XCVU9P) Flip-Chip, Fine-Pitch BGA 321
FLGB2104 (XCVU160 and XCVU190) and FLGC2104 (XCVU160 and XCVU190) Flip-Chip, Fine-Pitch BGA 322
FLGB2104 (XCVU9P and XCVU11P) and FLGC2104 (XCVU11P) Flip-Chip, Fine-Pitch BGA 323
FFVC2104 (XCVU095) Flip-Chip, Fine-Pitch BGA 324
FLGC2104 (XCVU9P) Flip-Chip, Fine-Pitch BGA 325
FLVC2104 (XCVU125) Flip-Chip, Fine-Pitch BGA. 326
FLVC2104 (XCVU5P and XCVU7P) Flip-Chip, Fine-Pitch BGA. 327
FSGD2104 (XCVU9P) Flip-Chip, Fine-Pitch BGA 328
FLGB2377 Flip-Chip, Fine-Pitch BGA (XCVU440) 329
FLGA2577 Flip-Chip, Fine-Pitch BGA (XCVU190) 330
FLGA2577 Flip-Chip, Fine-Pitch BGA (XCVU9P and XCVU13P) 331
FLGA2577 Flip-Chip, Fine-Pitch BGA (XCVU11P) 332
FLGA2892 Flip-Chip, Fine-Pitch BGA (XCVU440) 333

Chapter 5: Package Marking

Introduction 334

Chapter 6: Packing and Shipping

Introduction 339

Chapter 7: Soldering Guidelines

Soldering Guidelines 340

Chapter 8: Recommended PCB Design Rules for BGA Packages

BGA Packages 346

Chapter 9: Thermal Specifications

Introduction 348
Thermal Resistance Data 348
Support for Thermal Models 352

Chapter 10: Thermal Management Strategy

Introduction 353
Thermal Interface Material 354
Heat Sink Removal Procedure 357

Chapter 11: Heat Sink Guidelines for Lidless Flip-Chip Packages

Heat Sink Attachments for Lidless FB Packages 358
Types of Heat Sink Attachments 359

Appendix A: Additional Resources and Legal Notices

Xilinx Resources 364
Solution Centers 364
References 364
Please Read: Important Legal Notices 366

Packaging Overview

Introduction to the UltraScale Architecture

The Xilinx® UltraScale™ architecture is the first ASIC-class All Programmable architecture to enable multi-hundred gigabit-per-second levels of system performance with smart processing, while efficiently routing and processing data on-chip. UltraScale architecture-based devices address a vast spectrum of high-bandwidth, high-utilization system requirements by using industry-leading technical innovations, including next-generation routing, ASIC-like clocking, 3D-on-3D ICs, multiprocessor SoC (MPSoC) technologies, and new power reduction features. The devices share many building blocks, providing scalability across process nodes and product families to leverage system-level investment across platforms.

Virtex® UltraScale+™ devices provide the highest performance and integration capabilities in a FinFET node, including both the highest serial I/O and signal processing bandwidth, as well as the highest on-chip memory density. As the industry's most capable FPGA family, the Virtex UltraScale+ devices are ideal for applications including 1+Tb/s networking and data center and fully integrated radar/early-warning systems.

Virtex UltraScale devices provide the greatest performance and integration at 20 nm, including serial I/O bandwidth and logic capacity. As the industry's only high-end FPGA at the 20 nm process node, this family is ideal for applications including 400G networking, large scale ASIC prototyping, and emulation.

Kintex® UltraScale+ devices provide the best price/performance/watt balance in a FinFET node, delivering the most cost-effective solution for high-end capabilities, including transceiver and memory interface line rates as well as 100G connectivity cores. Our newest mid-range family is ideal for both packet processing and DSP-intensive functions and is well suited for applications including wireless MIMO technology, Nx100G networking, and data center.

Kintex UltraScale devices provide the best price/performance/watt at 20 nm and include the highest signal processing bandwidth in a mid-range device, next-generation transceivers, and low-cost packaging for an optimum blend of capability and cost-effectiveness. The family is ideal for packet processing in 100G networking and data centers applications as well as DSP-intensive processing needed in next-generation medical imaging, 8k4k video, and heterogeneous wireless infrastructure.

Zynq® UltraScale+ MPSoC devices provide 64-bit processor scalability while combining real-time control with soft and hard engines for graphics, video, waveform, and packet processing. Integrating an ARM®-based system for advanced analytics and on-chip programmable logic for task acceleration creates unlimited possibilities for applications including 5G Wireless, next generation ADAS, and Industrial Internet-of-Things.

This packaging and pinout specification user guide is part of the UltraScale Architecture documentation suite available at: www.xilinx.com/ultrascale.

Introduction to UltraScale and UltraScale+ FPGAs Packaging and Pinouts

This section describes the packages and pinouts for the UltraScale architecture-based FPGAs in various organic flip-chip 0.8 mm and 1.0 mm pitch BGA packages.

- Kintex UltraScale and Kintex UltraScale+ devices are offered in low-cost, space-saving flip-chip and lidless flip-chip packages that are optimally designed for high performance-to-price ratio.
- Virtex UltraScale and Virtex UltraScale+ devices are offered exclusively in high performance flip-chip BGA packages that are optimally designed for highest system capacity, bandwidth and signal performance. Package inductance is minimized as a result of optimal placement and even distribution as well as an increased number of power and GND pins.
- Zynq UltraScale+ MPSoCs are further described in the *Zynq UltraScale+ MPSoC Packaging and Pinouts User Guide* (UG1075) *[Ref 3]*.

IMPORTANT: *Many of the standard packages for commercial (XC) devices are lead-free (signified by an additional V in the package name). All of the UltraScale or UltraScale+ devices supported in a particular package are footprint compatible. Each device is split into I/O banks to allow for flexibility in the choice of I/O standards. See the UltraScale Architecture SelectIO Resources User Guide (UG571) [Ref 4].*

UltraScale and UltraScale+ device's flip-chip assembly materials are manufactured using ultra-low alpha (ULA) materials defined as <0.002 cph/cm^2 or materials that emit less than 0.002 alpha-particles per square centimeter per hour.

Differences from Previous Generations

The packaging and pinout specifications for UltraScale architecture-based FPGAs differ from past generations, including the 7 series devices. These details are outlined in this section.

- All packages are constructed on organic laminate substrates.
- Many of the package and die components, including flip-chip solder bumps, are lead-free. The FLGx devices have lead in their bumps.
- Package names contain a single-character alphabetic designator followed by the exact number of pins found on the package.
- VCCAUX_IO pins are not divided into bank groups. VCCAUX_IO must be connected to VCCAUX at the board level.
- Internal logic is separated from I/O logic by the addition of the VCCINT_IO power pins. VCCINT_IO must be connected to VCCINT at the board level.
- Groups of gigabit serial transceiver (GT) power pins are separated by column for each column of GT Quads.
- Standard I/O banks each have a total of 52 SelectIO™ pins, optionally configurable as up to 24 differential pairs.
- Each bank has one dedicated VREF pin. These pins cannot be used as user I/Os.
- Four differential clock pin pairs per bank (two per 26-pin bank) consist of a single type of global clock (GC) input.
- Four memory byte groups per I/O bank (two per 26-pin bank) are each separated into an upper and a lower memory byte group.
- All configuration pins are located in bank 0 and bank 65.
- A POR_OVERRIDE pin is used to override the default power-on-reset delay. See Table 1-4.

Device/Package Combinations

Table 1-1 shows the size and BGA pitch of the UltraScale and UltraScale+ device packages. The devices with stacked-silicon interconnect (SSI) technology are labeled.

Table 1-1: **Package Specifications**

Packages[1]	Description	Package Specifications		
		Package Type	Pitch (mm)	Size (mm)
FBVA676	Lidless flip-chip, fine-pitch	BGA	1.0	27 x 27
FFVA676	Flip-chip, fine-pitch			
FFVB676				
RBA676	Ruggedized, flip-chip, fine-pitch			
SFVA784	Flip-chip, chip-scale		0.8	23 x 23
SFVB784				
FBVA900	Lidless flip-chip, fine-pitch		1.0	31 x 31
FFVD900	Flip-chip, fine-pitch			
FFVE900				
FFVA1156	Flip-chip, fine-pitch			35 x 35
RFA1156	Ruggedized, flip-chip, fine-pitch			
FFVA1517	Flip-chip, fine-pitch			40 x 40
FFVC1517				
FFVD1517				
FFVE1517				
RLD1517	Ruggedized, SSI, flip-chip, fine-pitch			
FLVA1517	SSI, flip-chip, fine-pitch			
FLVD1517				
FFVA1760	Flip-chip, fine-pitch			42.5 x 42.5
FFVB1760				
FFVE1760				
FLVB1760	SSI, flip-chip, fine-pitch			
FLGF1924				45 x 45
FLVD1924				
FLVF1924				
RLF1924	Ruggedized, SSI, flip-chip, fine-pitch			

Table 1-1: **Package Specifications *(Cont'd)***

Packages[1]	Description	Package Specifications		
		Package Type	Pitch (mm)	Size (mm)
FFVA2104	Flip-chip, fine-pitch	BGA	1.0	47.5 x 47.5
FFVB2104				
FFVC2104				
FLVA2104	SSI, flip-chip, fine-pitch			
FLVB2104				
FLVC2104				
FLGA2104	SSI, flip-chip, fine-pitch, RoHS 6/6 with exemption 15			47.5 x 47.5
FLGB2104				
FLGC2104				
FSGD2104	SSI, flip-chip, fine-pitch, stiffener ring, RoHS 6/6 with exemption 15			47.5 x 47.5
FHGA2104[2]	SSI, flip-chip, fine-pitch, overhang, RoHS 6/6 with exemption 15			52.5 x 52.5
FHGB2104[2]				
FHGC2104[2]				
FIGD2104	SSI, flip-chip, fine-pitch, overhang, stiffener ring, RoHS 6/6 with exemption 15			52.5 x 52.5
FLGB2377	SSI, flip-chip, fine-pitch, RoHS 6/6 with exemption 15			50 x 50
FLGA2577	SSI, flip-chip, fine-pitch, RoHS 6/6 with exemption 15			52.5 x 52.5
FLGA2892	SSI, flip-chip, fine-pitch, RoHS 6/6 with exemption 15			55 x 55

Notes:

1. FFV, FLV, and FLG packages are footprint compatible when the package code letter designator and pin count are identical. See *UltraScale Architecture and Product Overview* (DS890) [Ref 1] for specific letter codes and ordering code information.
2. These 52.5 x 52.5 packages have the same PCB ball footprint as the 47.5 x 47.5 packages and are footprint compatible.

Gigabit Transceiver Channels by Device/Package

Table 1-2 lists the quantity of gigabit transceiver channels for the UltraScale and UltraScale+ devices. In all devices, a gigabit transceiver channel is one set of MGTRXP, MGTRXN, MGTTXP, and MGTTXN pins. For transceiver data rate limitations on specific device/package combinations, see the specific *UltraScale and UltraScale+ device data sheets* [Ref 2].

Table 1-2: **Serial Transceiver Channels (GTH/GTY) by Device/Package**

Device	Package	GTH Channels	GTY Channels
Kintex UltraScale Devices			
XCKU035	FBVA676	16	0
XCKU040		16	0
XCKU035	SFVA784	8	0
XCKU040		8	0
XCKU035	FBVA900	16	0
XCKU040		16	0
XCKU025	FFVA1156	12	0
XCKU035		16	0
XCKU040		20	0
XCKU060		28	0
XCKU095		20	8
XCKU060	FFVA1517	32	0
XCKU085	FLVA1517	48	0
XCKU115		48	0
XCKU095	FFVC1517	20	20
XCKU115	FLVD1517	64	0
XCKU095	FFVB1760	32	16
XCKU085	FLVB1760	44	0
XCKU115		52	0
XCKU115	FLVD1924	52	0
XCKU085	FLVF1924	56	0
XCKU115		64	0
XCKU115	FLVA2104	52	0
XCKU095	FFVB2104	32	32
XCKU115	FLVB2104	64	0
XQKU040	RBA676	16	0
XQKU040	RFA1156	20	0
XQKU060		28	0
XQKU095		20	0
XQKU115	RLD1517	64	0
XQKU115	RLF1924	64	0

Table 1-2: **Serial Transceiver Channels (GTH/GTY) by Device/Package *(Cont'd)***

Device	Package	GTH Channels	GTY Channels
Virtex UltraScale Devices			
XCVU065	FFVC1517	20	20
XCVU080		20	20
XCVU095		20	20
XCVU080	FFVD1517	32	32
XCVU095		32	32
XCVU125	FLVD1517	40	32
XCVU080	FFVB1760	32	16
XCVU095		32	16
XCVU125	FLVB1760	36	16
XCVU080	FFVA2104	28	24
XCVU095		28	24
XCVU125	FLVA2104	28	24
XCVU080	FFVB2104	32	32
XCVU095		32	32
XCVU125	FLVB2104	40	36
XCVU160	FLGB2104	40	36
XCVU190		40	36
XCVU095	FFVC2104	32	32
XCVU125	FLVC2104	40	40
XCVU160	FLGC2104	52	52
XCVU190		52	52
XCVU440	FLGB2377	36	0
XCVU190	FLGA2577	60	60
XCVU440	FLGA2892	48	0
Kintex UltraScale+ Devices			
XCKU3P	FFVA676	0	16
XCKU5P		0	16
XCKU3P	FFVB676	0	16
XCKU5P		0	16
XCKU3P	SFVB784	0	16
XCKU5P		0	16

Table 1-2: **Serial Transceiver Channels (GTH/GTY) by Device/Package *(Cont'd)***

Device	Package	GTH Channels	GTY Channels
XCKU3P	FFVD900	0	16
XCKU5P		0	16
XCKU11P		16	0
XCKU9P	FFVE900	28	0
XCKU13P		28	0
XCKU11P	FFVA1156	20	8
XCKU15P		20	8
XCKU11P	FFVE1517	32	20
XCKU15P		32	24
XCKU15P	FFVA1760	44	32
XCKU15P	FFVE1760	32	24
Virtex UltraScale+ Devices			
XCVU3P	FFVC1517	0	40
XCVU11P	FLGF1924	0	64
XCVU5P	FLVA2104	0	52
XCVU7P		0	52
XCVU9P	FLGA2104	0	52
XCVU13P	FHGA2104	0	52
XCVU5P	FLVB2104	0	76
XCVU7P		0	76
XCVU9P	FLGB2104	0	76
XCVU11P		0	76
XCVU13P	FHGB2104	0	76
XCVU5P	FLVC2104	0	80
XCVU7P		0	80
XCVU9P	FLGC2104	0	104
XCVU11P		0	96
XCVU13P	FHGC2104	0	104
XCVU9P	FSGD2104	0	76
XCVU11P		0	76
XCVU13P	FIGD2104	0	76
XCVU9P	FLGA2577	0	120
XCVU11P		0	96
XCVU13P		0	128

User I/O Pins by Device/Package

Table 1-3 lists the number of available 3.3V-capable high-range (HR), 3.3V-capable high-density (HD), and 1.8V-capable high-performance (HP) I/Os and the number of differential I/O pairs for each UltraScale and UltraScale+ device/package combination.

IMPORTANT: *Because of package inductance, each device/package supports a limited number of simultaneous switching outputs. Limitations for specific applications can be determined using the Vivado Design Suite report_ssn tool. See the Simultaneous Switching Outputs section of the UltraScale Architecture SelectIO Resources User Guide (UG571) [Ref 4] for more information.*

Table 1-3: **Available I/O Pins by Device/Package**

Device	Package	Total User I/O			Differential I/O		
		HD(1)	HR(1)	HP(1)	HD	HR	HP
Kintex UltraScale Devices							
XCKU035	FBVA676	0	104	208	0	96	192
XCKU040		0	104	208	0	96	192
XCKU035	SFVA784	0	104	364	0	96	336
XCKU040		0	104	364	0	96	336
XCKU035	FBVA900	0	104	364	0	96	336
XCKU040		0	104	364	0	96	336
XCKU025	FFVA1156	0	104	208	0	96	192
XCKU035		0	104	416	0	96	384
XCKU040		0	104	416	0	96	384
XCKU060		0	104	416	0	96	384
XCKU095		0	52	468	0	48	432
XCKU060	FFVA1517	0	104	520	0	96	480
XCKU085	FLVA1517	0	104	520	0	96	480
XCKU115		0	104	520	0	96	480
XCKU095	FFVC1517	0	52	468	0	48	432
XCKU115	FLVD1517	0	104	234	0	96	216
XCKU095	FFVB1760	0	52	598	0	48	552
XCKU085	FLVB1760	0	104	572	0	96	528
XCKU115		0	104	598	0	96	552
XCKU115	FLVA2104	0	156	676	0	144	624
XCKU095	FFVB2104	0	52	598	0	48	552
XCKU115	FLVB2104	0	104	598	0	96	552
XCKU115	FLVD1924	0	156	676	0	144	624

Table 1-3: **Available I/O Pins by Device/Package *(Cont'd)***

Device	Package	Total User I/O			Differential I/O		
		HD[1]	HR[1]	HP[1]	HD	HR	HP
XCKU085	FLVF1924	0	104	520	0	96	480
XCKU115		0	104	624	0	96	576
XQKU040	RBA676	0	104	208	0	96	192
XQKU040	RFA1156	0	104	416	0	96	384
XQKU060		0	104	416	0	96	384
XQKU095		0	52	468	0	48	432
XQKU115	RLD1517	0	104	234	0	96	216
XQKU115	RLF1924	0	104	624	0	96	576
Virtex UltraScale Devices							
XCVU065	FFVC1517	0	52	468	0	48	432
XCVU080		0	52	468	0	48	432
XCVU095		0	52	468	0	48	432
XCVU080	FFVD1517	0	52	286	0	48	264
XCVU095		0	52	286	0	48	264
XCVU125	FLVD1517	0	52	286	0	48	264
XCVU080	FFVB1760	0	52	650	0	48	600
XCVU095		0	52	650	0	48	600
XCVU125	FLVB1760	0	52	650	0	48	600
XCVU080	FFVA2104	0	52	780	0	48	720
XCVU095		0	52	780	0	48	720
XCVU125	FLVA2104	0	52	780	0	48	720
XCVU080	FFVB2104	0	52	650	0	48	600
XCVU095		0	52	650	0	48	600
XCVU125	FLVB2104	0	52	650	0	48	600
XCVU160	FLGB2104	0	52	650	0	48	600
XCVU190		0	52	650	0	48	600
XCVU095	FFVC2104	0	52	364	0	48	336
XCVU125	FLVC2104	0	52	364	0	48	336
XCVU160	FLGC2104	0	52	364	0	48	336
XCVU190		0	52	364	0	48	336
XCVU440	FLGB2377	0	52	1248	0	48	1152
XCVU190	FLGA2577	0	0	448	0	0	412
XCVU440	FLGA2892	0	52	1404	0	48	1296

Table 1-3: **Available I/O Pins by Device/Package *(Cont'd)***

Device	Package	Total User I/O			Differential I/O		
		HD(1)	HR(1)	HP(1)	HD	HR	HP
Kintex UltraScale+ Devices							
XCKU3P	FFVA676	48	0	208	48	0	192
XCKU5P		48	0	208	48	0	192
XCKU3P	FFVB676	72	0	208	72	0	192
XCKU5P		72	0	208	72	0	192
XCKU3P	SFVB784	96	0	208	96	0	192
XCKU5P		96	0	208	96	0	192
XCKU3P	FFVD900	96	0	208	96	0	192
XCKU5P		96	0	208	96	0	192
XCKU11P		96	0	312	96	0	288
XCKU9P	FFVE900	96	0	208	96	0	192
XCKU13P		96	0	208	96	0	192
XCKU11P	FFVA1156	48	0	416	48	0	384
XCKU15P		48	0	468	48	0	432
XCKU11P	FFVE1517	96	0	416	96	0	384
XCKU15P		96	0	416	96	0	384
XCKU15P	FFVA1760	96	0	416	96	0	384
XCKU15P	FFVE1760	96	0	572	96	0	528
Virtex UltraScale+ Devices							
XCVU3P	FFVC1517	0	0	520	0	0	480
XCVU11P	FLGF1924	0	0	624	0	0	576
XCVU5P	FLVA2104	0	0	832	0	0	768
XCVU7P		0	0	832	0	0	768
XCVU9P	FLGA2104	0	0	832	0	0	768
XCVU13P	FHGA2104	0	0	832	0	0	768
XCVU5P	FLVB2104	0	0	702	0	0	648
XCVU7P		0	0	702	0	0	648
XCVU9P	FLGB2104	0	0	702	0	0	648
XCVU11P		0	0	572	0	0	528
XCVU13P	FHGB2104	0	0	702	0	0	648
XCVU5P	FLVC2104	0	0	416	0	0	384
XCVU7P		0	0	416	0	0	384

Table 1-3: **Available I/O Pins by Device/Package *(Cont'd)***

Device	Package	Total User I/O			Differential I/O		
		HD(1)	HR(1)	HP(1)	HD	HR	HP
XCVU9P	FLGC2104	0	0	416	0	0	384
XCVU11P		0	0	416	0	0	384
XCVU13P	FHGC2104	0	0	416	0	0	384
XCVU9P	FSGD2104	0	0	676	0	0	624
XCVU11P		0	0	572	0	0	528
XCVU13P	FIGD2104	0	0	676	0	0	624
XCVU9P	FLGA2577	0	0	448	0	0	414
XCVU11P		0	0	448	0	0	414
XCVU13P		0	0	448	0	0	414

Notes:
1. The maximum user I/O numbers do not include pins in the configuration bank 0 or the GT serial transceivers.

Pin Definitions

Table 1-4 lists the pin definitions used in UltraScale and UltraScale+ device packages.

Table 1-4: **Pin Definitions**

Pin Name	Type	Direction	Description
User I/O Pins			
IO_L[*1 to 24*][P or N]_T[*0 to 3*] [*U or L*]_N[*0 to 12*]_ [multi-function]_[bank number] or IO_T[*0 to 3*][*U or L*]_N[*0 to 12*]_[multi-function]_[bank number]			
	Dedicated	Input/ Output	Most user I/O pins are capable of differential signaling and can be implemented as pairs. Each user I/O pin name consists of several indicator labels, where: • IO indicates a user I/O pin. • L[*1 to 24*] indicates a unique differential pair with P (positive) and N (negative) sides. User I/O pins without the L indicator are single-ended. • T[*0 to 3*][*U or L*] indicates the assigned byte group and nibble location (upper or lower portion) within that group for the pin. • N[*0 to 12*] the number of the I/O within its byte group. • [*multi-function*] indicates any other functions that the pin can provide. If not used for this function, the pin can be a user I/O. • [*bank number*] indicates the assigned bank for the user I/O pin.

Table 1-4: **Pin Definitions *(Cont'd)***

Pin Name	Type	Direction	Description
User I/O Multi-Function Pins			
GC or HDGC	Multi-function	Input	Four global clock (GC) pin pairs are in each bank. HDGC pins have direct access to the global clock buffers. GC pins have direct access to the global clock buffers, MMCMs, and PLLs that are in the clock management tile (CMT) adjacent to the same I/O bank. GC and HDGC inputs provide dedicated, high-speed access to the internal global and regional clock resources. GC and HDGC inputs use dedicated routing and must be used for clock inputs where the timing of various clocking features is imperative. Up-to-date information about designing with the GC (or HDGC) pin is available in the *UltraScale Architecture Clocking Resources User Guide* (UG572) [Ref 5].
VRP(1)	Multi-function	N/A	This pin is for the DCI voltage reference resistor of P transistor (per bank, to be pulled Low with a reference resistor).
DBC QBC	Multi-function	Input	Byte lane clock (DBC and QBC) input pin pairs are clock inputs directly driving source synchronous clocks to the bit slices in the I/O banks. In memory applications, these are also known as DQS. For more information, consult the *UltraScale Architecture SelectIO Resources User Guide* (UG571) [Ref 4].
PERSTN[*0 to 1*]	Multi-function	Input	Default reset pin locations for the integrated block for PCI Express.
User I/O Multi-Function Configuration Pins			
For further descriptions, including configuration modes and recommended external pull-up/pull-down resistors, see the *UltraScale Architecture Configuration User Guide* (UG570) [Ref 6].			
EMCCLK	Multi-function	Input	External master configuration clock.
DOUT_CSO_B	Multi-function	Output	Data output for serial daisy-chaining or active-Low chip-select output for SelectMAP daisy-chaining.
D[*04 to 15*]	Multi-function	Bidirectional	Configuration data pins.
A[*00 to 28*]	Multi-function	Output	Address output.
CSI_ADV_B	Multi-function	Input or Output	Active-Low chip-select input or address valid output.
FOE_B	Multi-function	Output	Active-Low flash output enable.
FWE_FCS2_B	Multi-function	Output	Active-Low flash write-enable for BPI flash or flash chip-select for second SPI (x8) flash.
RS[*0 to 1*]	Multi-function	Output	Revision select outputs.

Table 1-4: **Pin Definitions *(Cont'd)***

Pin Name	Type	Direction	Description
Dedicated (Bank 0) Configuration Pins[2]			
For more information see the *UltraScale Architecture Configuration User Guide* (UG570) [Ref 6].			
M[*0 to 2*]_0	Dedicated	Input	Configuration mode selection.
INIT_B_0	Dedicated	Bidirectional (open-drain)	Active-Low initialization
CFGBVS_0	Dedicated	Input	Bank 0 and bank 65 voltage select. This pin determines the I/O voltage operating range and voltage tolerance for the dedicated configuration bank 0 and multi-function bank 65. Connect CFGBVS High or Low per the bank voltage requirements. • V_{CCO_0} = 2.5V or 3.3V, tie CFGBVS High (connect to V_{CCO_0}). • V_{CCO_0} = 1.5V or 1.8V, tie CFGBVS Low (connect to GND) **CAUTION!** *To avoid device damage, this pin must be connected correctly to either V_{CCO_0} or GND.*
PUDC_B_0	Dedicated	Input	Active-Low input enables internal pull-ups during configuration on all SelectIO pins: 0 = Weak preconfiguration I/O pull-up resistors enabled. 1 = Weak preconfiguration I/O pull-up resistors disabled.
POR_OVERRIDE	Dedicated	Input	All configuration modes Power-on reset delay override. **CAUTION!** *Do not allow this pin to float before and during configuration. This pin must be tied to V_{CCINT} or GND. Do not connect to V_{CCO_0}.* Information about designing with the POR_OVERRIDE pin is available in the *UltraScale Architecture Configuration User Guide* (UG570) [Ref 6].
DONE_0	Dedicated	Bidirectional	Active-High, DONE indicates successful completion of configuration.
PROGRAM_B_0	Dedicated	Input	Active Low, asynchronous reset to configuration logic.
TDO_0	Dedicated	Output	JTAG test data output.
TDI_0	Dedicated	Input	JTAG test data input.
RDWR_FCS_B_0	Dedicated	Input/ Output	Input control signal for SelectMAP data bus direction: High for reading or Low for writing configuration data. Or, active-Low flash chip-select output.
TMS_0	Dedicated	Input	JTAG test mode data select.
TCK_0	Dedicated	Input	JTAG test clock

Table 1-4: **Pin Definitions *(Cont'd)***

Pin Name	Type	Direction	Description
CCLK_0	Dedicated	Input/ Output	Configuration clock. Output in Master mode or input in Slave mode.
D00_MOSI_0	Dedicated	Bidirectional	Data Bit 0 or SPI master-output
D01_DIN_0	Dedicated	Bidirectional	Data Bit 1 or serial mode data input
D02_0	Dedicated	Bidirectional	Data Bit 2
D03_0	Dedicated	Bidirectional	Data Bit 3
Other Dedicated Pins			
DXN	Dedicated	Input	Temperature-sensing diode pins (Anode: DXP; Cathode: DXN). The thermal diode is accessed by using the DXP and DXN pins in bank 0. When not used, tie to GND. To use the thermal diode an appropriate external thermal monitoring IC must be added. Consult the external thermal monitoring IC data sheet for usage guidelines.
DXP			
System Monitor Pins(3)			
AD[0 to 15][P or N]	Multi-function	Input	System Monitor differential auxiliary analog inputs 0–15.
VCCADC	Dedicated	N/A	System Monitor analog positive supply voltage.
GNDADC	Dedicated	N/A	System Monitor analog ground reference.
VREFP	Dedicated	N/A	Voltage reference input.
VREFN	Dedicated	N/A	Voltage reference GND.
VP	Dedicated	Input	System Monitor dedicated differential analog input (positive side).
VN	Dedicated	Input	System Monitor dedicated differential analog input (negative side).
I2C_SCLK	Multi-function	Bidirectional	I2C serial clock. Directly connected to the System Monitor DRP interface for I2C operation configuration. **IMPORTANT:** *Because the SYSMON I2C interface is active after power-on, this pin should only be used for I2C access until after configuration.*
I2C_SDA	Multi-function	Bidirectional	I2C serial data line. Directly connected to the System Monitor DRP interface for I2C operation configuration. **IMPORTANT:** *Because the SYSMON I2C interface is active after power-on, this pin should only be used for I2C access until after configuration.*

Table 1-4: **Pin Definitions *(Cont'd)***

Pin Name	Type	Direction	Description
SMBALERT	Multi-function	Bidirectional	Optional PMBus alert, interrupt signal. When Low, indicates a system fault that must be cleared using PMBus commands. Connect to SMBALERT_TS. For more information, see the *UltraScale Architecture System Monitor User Guide* (UG580) [Ref 9]. **IMPORTANT:** *By default, the PMBus is active prior to configuration. Only use as a multi-functional I/O pin in designs that can tolerated this pin being driven prior to configuration.* This pin is present on Kintex UltraScale+ and Virtex UltraScale+ devices.
Power/Ground Pins			
For more information on voltage specifications see the *UltraScale and UltraScale+ device data sheets* [Ref 2].			
GND	Dedicated	N/A	Ground.
VCCINT	Dedicated	N/A	Power-supply pins for the internal logic.
VCCINT_IO	Dedicated	N/A	Power-supply pins for the I/O banks. VCCINT_IO must be connected to VCCINT on the board.
VCCAUX	Dedicated	N/A	Power-supply pins for auxiliary circuits.
VCCAUX_IO	Dedicated	N/A	Auxiliary power-supply pins for the I/O banks. VCCAUX_IO must be connected to VCCAUX on the board.
VCCBRAM	Dedicated	N/A	Block RAM power supply pins.
VBATT	Dedicated	N/A	Decryptor key memory backup supply; this pin should be tied to the appropriate V_{CC} or GND when not used.
VCCO_[bank number](4)	Dedicated	N/A	Power-supply pins for the output drivers (per bank).
VREF_[bank number]	Dedicated	N/A	These are input threshold voltage pins.
RSVDGND	Dedicated	N/A	Reserved pins—must be tied to GND. These pins are present on Kintex UltraScale+ and Virtex UltraScale+ devices. **TIP:** *In footprint compatible devices, this pin can be labeled differently and serve different purposes. When planning migration between devices, include the functionality between all footprint compatible devices.*

Table 1-4: **Pin Definitions *(Cont'd)***

Pin Name	Type	Direction	Description
Multi-gigabit Serial Transceiver Pins (GTHE3 and GTYE3)			
For more information on the GTH and GTY transceivers see the *UltraScale Architecture GTH Transceivers User Guide* (UG576)[Ref 7] or *UltraScale Architecture GTY Transceivers User Guide* [Ref 8].			
MGTHRX[P or N][0 to 3] _[GT quad number]	Dedicated	Input	Differential receive port GTH Quad.
MGTHTX[P or N][0 to 3] _[GT quad number]	Dedicated	Output	Differential transmit port GTH Quad.
MGTYRX[P or N][0 to 3] _[GT quad number]	Dedicated	Input	Differential receive port GTY Quad.
MGTYTX[P or N][0 to 3] _[GT quad number]	Dedicated	Output	Differential transmit port GTY Quad.
MGTAVCC_[L or R] [N, UC, C, LC, or S](5)	Dedicated	Input	Analog power-supply pin for the receiver and transmitter internal circuits.
MGTAVTT_[L or R] [N, UC, C, LC, or S](5)	Dedicated	Input	Analog power-supply pin for the transmit driver.
MGTVCCAUX_[L or R] [N, UC, C, LC, or S](5)	Dedicated	Input	Auxiliary analog Quad PLL (QPLL) voltage supply for the transceivers.
MGTREFCLK[0 or 1] [P or N]	Dedicated	Input	Differential reference clock for the transceivers.
MGTAVTTRCAL_[L or R] [N, UC, C, LC, or S](5)	Dedicated	N/A	Precision reference resistor pin for internal calibration termination.
MGTRREF_[L or R] [N, UC, C, LC, or S](5)	Dedicated	Input	Precision reference resistor pin for internal calibration termination.

Notes:

1. See the DCI sections in *UltraScale Architecture SelectIO Resources User Guide* (UG571) [Ref 4] for more information on the VRP pins.
2. All dedicated configuration pins are powered by V_{CCO_0}.
3. See the *UltraScale Architecture System Monitor User Guide* (UG580) [Ref 9] for the default connections required to support on-chip monitoring.
4. V_{CCO} pins in unbonded banks must be connected to the V_{CCO} for that bank (for package migration). Do NOT connect unbonded V_{CCO} pins to different supplies. Without a package migration requirement, V_{CCO} pins in unbonded banks can be tied to a common supply (V_{CCO} or GND).
5. L (left) or R (right) plus N (north), UC (upper center), C (center), LC (lower center), and S (south) signify the GT transceiver quad power supply groups. For example, RUC signifies the right-upper-center power supply group and LLC signifies the left-lower-center power supply group in the FLGA2577 package.

Footprint Compatibility between Packages

UltraScale and UltraScale+ devices are footprint compatible only with other UltraScale and UltraScale+ devices with the same number of package pins and the same preceding alphabetic designator. For example, XCKU060-FFVA1517 is compatible with XCKU085-FLVA1517 and XCKU115-FLVA1517, but not with XCKU115-FLVD1517. Pins that are available in one device but are not available in another device with a compatible package include the other device's name in the *No Connect* column of the package file. These pins are labeled as *No Connects* in the other device's package file.

IMPORTANT: *Footprint compatibility does not necessarily imply that all pins will function in the same manner for different devices in a package. For limitations and guidelines on designing for footprint compatible packages, refer to the Migration Between UltraScale Devices and Packages section of UltraScale Architecture PCB and Pin Planning User Guide (UG583) [Ref 10].*

Table 1-5 shows the footprint compatible devices available for each UltraScale and UltraScale+ device package. See *UltraScale Architecture and Product Overview* (DS890) [Ref 1] for specific package letter code options.

IMPORTANT: *The height dimensions of footprint compatible packages can vary since some devices contain SSI technology.*

Table 1-5: **Footprint Compatibility**

Packages	Footprint Compatible Devices											
A676	XCKU035	XCKU040	XQKU040	XCKU3P	XCKU5P							
B676	XCKU3P	XCKU5P										
A784	XCKU035	XCKU040										
B784	XCKU3P	XCKU5P										
A900	XCKU035	XCKU040										
D900	XCKU3P	XCKU5P	XCKU11P									
E900	XCKU9P	XCKU13P										
A1156	XCKU025	XCKU035	XCKU040	XQKU040	XCKU060	XQKU060	XCKU095	XQKU095	XCKU11P	XCKU15P		
A1517	XCKU060	XCKU085	XCKU115									
C1517	XCKU095	XCVU065	XCVU080	XCVU095	XCVU3P							
D1517	XCKU115	XQKU115	XCVU080	XCVU095	XCVU125							
E1517	XCKU11P	XCKU15P										
A1760	XCKU15P											
B1760	XCKU085	XCKU095	XCKU115	XCVU080	XCVU095	XCVU125						
E1760	XCKU15P											
D1924	XCKU115											
F1924	XCKU085	XCKU115	XQKU115	XCVU11P								
A2104	XCKU115	XCVU080	XCVU095	XCVU125	XCVU5P	XCVU7P	XCVU9P	XCVU13P(1)				
B2104	XCKU095	XCKU115	XCVU080	XCVU095	XCVU125	XCVU160	XCVU190	XCVU5P	XCVU7P	XCVU9P	XCVU11P	XCVU13P(1)
C2104	XCVU095	XCVU125	XCVU160	XCVU190	XCVU5P	XCVU7P	XCVU9P	XCVU11P	XCVU13P(1)			
B2377	XCVU440											
A2577	XCVU190	XCVU9P	XCVU11P	XCVU13P								
A2892	XCVU440											

Notes:

1. While footprint compatible, the body size for the VU13P is 52.5 mm, which is larger than the 47.5 mm for a 2104 ball package.

Many UltraScale and UltraScale+ devices that are footprint compatible in a package have different I/O bank and transceiver quad numbers connected to the same package pins. Due to these differences, when migrating between devices in a specific package, the type of bank (HP vs. HR) or quad (GTH vs. GTY), whether a bank is connected or NC at the package pins, and where the bank or quad is located on the die must be taken into consideration. Table 1-6 and Table 1-7 show how the banks and transceiver quads are numbered between devices in each package.

For all grouped-together footprint compatible packages, the bank and quad numbers in the same column for each device are connect to the same package pins. For example, in the FFVD1517 and FLVD1517 packages, bank 69 for the XCVU095 is connected to the same pins as bank 71 for the XCVU125.

A limited number of banks have fewer than 52 SelectIO pins. For a visual representation of all of this information, see the Die Level Bank Numbering Overview section.

Table 1-6: **I/O Bank Migration: HP I/O Banks are Unshaded, HR I/O Banks are in Gray, and HD I/O Banks are in Dark Gray)[(1)]**

Package	Device	Package to Device I/O Mapping																											Unbonded I/O Banks
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	
FBVA676	XCKU035			65	66	44	45	46											64											47, 48, 67, 68
	XCKU040			65	66	44	45	46											64											47, 48, 67, 68
RBA676	XQKU040			65	66	44	45	46											64											47, 48, 67, 68
FFVA676	XCKU3P			65	66	64		67											84/85											86, 87
	XCKU5P			65	66	64		67											84/85											86, 87
FFVB676	XCKU3P	84	64	65	66	67	86	87																							85
	XCKU5P	84	64	65	66	67	84	84																							85
SFVA784	XCKU035			65	44	45	46	47	66	68	67								64											48
	XCKU040			65	44	45	46	47	66	68	67								64											48
SFVB784	XCKU3P		64	65	66	67	87	86	84	85																					
	XCKU5P		64	65	66	67	87	86	84	85																					
FBVA900	XCKU035			65	66	67	44	45	46	47	48								64											68
	XCKU040			65	66	67	44	45	46	47	48								64											68
FFVD900	XCKU3P			65	66	64	67			84	85	87	86																		
	XCKU5P			65	66	64	67			84	85	87	86																		
	XCKU11P			65	66	67	68	69	70	88	89	91	90																		71, 64
FFVE900	XCKU9P		64	65	66	67	44	47							48	49															50
	XCKU13P		64	65	66	67	44	47							48	49															50

Table 1-6: **I/O Bank Migration: HP I/O Banks are Unshaded, HR I/O Banks are in Gray, and HD I/O Banks are in Dark Gray)[(1)] *(Cont'd)***

Package	Device	Package to Device I/O Mapping																												Unbonded I/O Banks
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	
FFVA1156	XCKU025			65	66			44	45	46									64												
	XCKU035			65	66	67	68	44	45	46	47	48							64												
	XCKU040			65	66	67	68	44	45	46	47	48							64												
	XCKU060			65	66	67	68	44	45	46	47	48							64												24, 25
	XCKU095			65	66	68	67	45	44	46	47	48							64												49, 50, 51, 69, 70, 71
	XCKU11P			65	66	70	71	67	64		68	69							88/89												90, 91
	XCKU15P			65	66	71	72	67	64	68	69	70							90/91												73, 74, 93, 94
RFA1156	XQKU040			65	66	67	68	44	45	46	47	48							64												
	XQKU060			65	66	67	68	44	45	46	47	48							64												24, 25
	XQKU095			65	66	68	67	45	44	46	47	48							64												49, 50, 51, 69, 70, 71
FFVA1517	XCKU060			65	44	45	24	25	66	67	68	46	47	48					64												
FLVA1517	XCKU085			65	44	45	24	25	66	67	68	46	47	48					64												29, 30, 49, 50, 51, 52, 69, 70, 71, 72
	XCKU115			65	44	45	24	25	66	67	68	46	47	48					64												29, 30, 49, 50, 51, 52, 69, 70, 71, 72
FFVC1517	XCVU080		84/94	65	66	67	68	44	45	46	47	48																			51, 50, 49, 71, 70, 69
	XCVU065		84/94	65	66	67	68	44	45	46	47	48																			
	XCVU095		84/94	65	66	67	68	44	45	46	47	48																			51, 50, 49, 71, 70, 69
	XCVU3P		64	65	66	67	68	44	45	46	47	48																			

Table 1-6: **I/O Bank Migration: HP I/O Banks are Unshaded, HR I/O Banks are in Gray, and HD I/O Banks are in Dark Gray)[(1)] *(Cont'd)***

Package	Device	Package to Device I/O Mapping																												Unbonded I/O Banks
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	
FFVD1517	XCVU080		84/94	65	66	67[(2)]	69	70	71																						44, 45, 46, 47, 48, 49, 50, 51, 68
	XCVU095		84/94	65	66	67[(2)]	69	70	71																						44, 45, 46, 47, 48, 49, 50, 51, 68
FLVD1517	XCKU115		84/94	65	66	67[(2)]	71	72	73																						24, 25, 29, 30, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 68, 69, 70
	XCVU125		84/94	65	66	67[(2)]	71	72	73																						44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 68, 69, 70
RLD1517	XQKU115		84/94	65	66	67[(2)]	71	72	73																						24, 25, 29, 30, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 68, 69, 70
FFVE1517	XCKU11P			65	64	66	67	68							91	90	89	88	71	70	69										
	XCKU15P			65	64	66	67	68							94	93	91	90	71	70	69										74, 73, 72
FFVA1760	XCKU15P			65	64	66	67	68							94	93	91	90	72	71	70										74, 73, 69
FLVB1760	XCKU085		84/94	65	66	67	44	45	46	47	48	49	50	51	52																24, 25, 29, 30, 68, 69, 70, 71, 72
	XCKU115		84/94	65	66	67	44	45	46	47	48	49	50	51	52	53[(2)]															24, 25, 29, 30, 68, 69, 70, 71, 72, 73
FFVB1760	XCKU095		84/94	65	66	67	44	45	46	47	48	70	71	49	50	51[(2)]															68, 69
	XCVU080		84/94	65	66	67	44	45	46	47	48	70	71	49	50	51[(2)]															68, 69
	XCVU095		84/94	65	66	67	44	45	46	47	48	70	71	49	50	51[(2)]															68, 69
FLVB1760	XCVU125		84/94	65	66	67	44	44	46	47	48	49	50	51	52	53[(2)]															68, 69, 70, 71, 72, 73
FFVE1760	XCKU15P			65	64	66	67	68	69						94	93	91	90	74	73	72	71	70								

Table 1-6: **I/O Bank Migration: HP I/O Banks are Unshaded, HR I/O Banks are in Gray, and HD I/O Banks are in Dark Gray)[(1)] *(Cont'd)***

Package	Device	Package to Device I/O Mapping																											Unbonded I/O Banks
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	
FLVD1924	XCKU115		84/94	65	66	67	44	45	46	47	50	51	52	53	70	71	72	73													24, 25, 29, 30, 48, 49, 68, 69
FLVF1924	XCKU085			65	66	67	68	44	45	46	51	52		70	71	72															30, 29, 25, 24, 50, 49, 48, 47, 69, 64
	XCKU115			65	66	67	68	44	45	46	51	52	53	70	71	72	73														30, 29, 25, 24, 50, 49, 48, 47, 69, 64
RLF1924	XQKU115			65	66	67	68	44	45	46	51	52	53	70	71	72	73														30, 29, 25, 24, 50, 49, 48, 47, 69, 64
FLGF1924	XCVU11P			65	66	67	68	64			69	70	71	72	73	74	75														
FFVA2104	XCVU080		84/94	65	66	67	44	45	46	47	48	49	50	51	68	69	70	71													
	XCVU095		84/94	65	66	67	44	45	46	47	48	49	50	51	68	69	70	71													
FLVA2104	XCKU115		84/94	65	66	67	44	45	46	47	50	51	52	53	70	71	72	73													30, 29, 25, 24, 49, 48, 69, 68
	XCVU125		84/94	65	66	67	44	45	46	47	50	51	52	53	70	71	72	73													49, 48, 69, 68
	XCVU5P		64	65	66	67	44	45	46	47	50	51	52	53	70	71	72	73													49, 48, 69, 68
	XCVU7P		64	65	66	67	44	45	46	47	50	51	52	53	70	71	72	73													49, 48, 69, 68
FLGA2104	XCVU9P		64	65	66	67	40	41	42	43	45	46	47	48	70	71	72	73													53, 52, 51, 50, 49, 44, 39, 69, 68, 63, 62, 61, 60, 59
FHGA2104	XCVU13P		64	65	66	67	60	61	62	63	68	69	70	71	72	73	74	75													

Table 1-6: **I/O Bank Migration: HP I/O Banks are Unshaded, HR I/O Banks are in Gray, and HD I/O Banks are in Dark Gray)[(1)] *(Cont'd)***

Package	Device	Package to Device I/O Mapping																												Unbonded I/O Banks
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	
FFVB2104	XCKU095		84/94	65	66	67	68[(2)]	44	45	46	49	50	51	69	70	71															48, 47
	XCVU080		84/94	65	66	67	68[(2)]	44	45	46	49	50	51	69	70	71															48, 47
	XCVU095		84/94	65	66	67	68[(2)]	44	45	46	49	50	51	69	70	71															48, 47
FLVB2104	XCKU115		84/94	65	66	67	68[(2)]	44	45	46	51	52	53	71	72	73															30, 29, 25, 24, 50, 49, 48, 47, 70, 69
	XCVU125		84/94	65	66	67	68[(2)]	44	45	46	50	51	52	70	71	72															53, 49, 48, 47, 73, 69
	XCVU5P		64	65	66	67	68[(2)]	44	45	46	50	51	52	70	71	72															53, 49, 48, 47, 73, 69
	XCVU7P		64	65	66	67	68[(2)]	44	45	46	50	51	52	70	71	72															53, 49, 48, 47, 73, 69
FLGB2104	XCVU160		84/94	65	66	67	68[(2)]	44	45	46	50	51	52	70	71	72															53, 49, 48, 47, 43, 42, 41, 40, 73, 69, 63, 62, 61, 60
	XCVU190		84/94	65	66	67	68[(2)]	44	45	46	50	51	52	70	71	72															53, 49, 48, 47, 43, 42, 41, 40, 39, 73, 69, 63, 62, 61, 60, 59
	XCVU9P		64	65	66	67	68[(2)]	40	41	42	46	47	48	70	71	72															53, 52, 51, 50, 49, 45, 44, 43, 39, 73, 69, 63, 62, 61, 60, 59
	XCVU11P		64	65	66	67		68			69	70	71	72	73	74															75
FHGB2104	XCVU13P		64	65	66	67	68[(2)]	61	62	63	69	70	71	72	73	74															75, 60

Table 1-6: **I/O Bank Migration: HP I/O Banks are Unshaded, HR I/O Banks are in Gray, and HD I/O Banks are in Dark Gray)[(1)] *(Cont'd)***

Package	Device	Package to Device I/O Mapping																												Unbonded I/O Banks
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	
FFVC2104	XCVU095		84/94	65	66	67	68	69	70	71																					51, 50, 49, 48, 47, 46, 45, 44
FLVC2104	XCVU125		84/94	65	66	67	68	70	71	72																					53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 73, 69
	XCVU5P		64	65	66	67	68	70	71	72																					53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 73, 69
	XCVU7P		64	65	66	67	68	70	71	72																					53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 73, 69
FLGC2104	XCVU160		84/94	65	66	67	68	70	71	72																					52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 69, 63, 62, 61, 60
	XCVU190		84/94	65	66	67	68	70	71	72																					53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 73, 69, 63, 62, 61, 60, 59
	XCVU9P		64	65	66	67	68	70	71	72																					53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 73, 69, 63, 62, 61, 60, 59
	XCVU11P		64	65	66	67	68	69	70	71																					75, 74, 73, 72
FHGC2104	XCVU13P		64	65	66	67	68	69	70	71																					75, 74, 73, 72, 63, 62, 61, 60
FSGD2104	XCVU9P		64	65	66	67	40	41	42		46	47	48	70	71	72															53, 52, 51, 50, 49, 45, 44, 43, 39, 73, 69, 68, 63, 62, 61, 60, 59
	XCVU11P		64	65	66	67	68				69	70	71	72	73	74															75
	XCVU13P		64	65	66	67	61	62	63		69	70	71	72	73	74															75, 68, 60
FLGB2377	XCVU440		84/94	65	66	67	68	60	61	62	63	40	41	42	43	45	46	47	48	50	51	52	53	70	71	72	73				39, 44, 49, 59, 69

Table 1-6: **I/O Bank Migration: HP I/O Banks are Unshaded, HR I/O Banks are in Gray, and HD I/O Banks are in Dark Gray)[1] *(Cont'd)***

Package	Device	Package to Device I/O Mapping																												Unbonded I/O Banks
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	
FLGA2577	XCVU190		66[2]	65	61	62	63	67	68[2]	70	71	72																			53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 73, 69, 64, 60, 59
	XCVU9P		66[2]	65	61	62	63	67	68[2]	70	71	72																			53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 73, 69, 64, 60, 59
	XCVU11P		66[2]	65	68	69	70	71	72[2]	73	74	75																			67, 64
	XCVU13P		66[2]	65	61	62	63	70	71[2]	73	74	75																			72, 69, 68, 67, 64, 60
FLGA2892	XCVU440		84/94	65	66	67	68	60	61	62	63	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	70	71	72	73	59, 69

Notes:
1. See the Die Level Bank Numbering Overview for specific changes in column numbering.
2. A limited number of banks have fewer than 52 SelectIO pins. These banks are labeled as partial.

For each grouped set of footprint compatible packages listed in Table 1-7, there is a row detailing the power supply group for each quad. These groups are labeled according to the regions for the transceiver power supply pins, as listed in the ASCII Pinout Files linked from Chapter 2, Package Files. For a visual representation of all of this information, see the Die Level Bank Numbering Overview section.

Table 1-7: **Transceiver Quad Migration (GTY Quads are Shaded)**

Package	Device	Package to Device Transceiver Mapping																															Unbonded GT Quads
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	AD	AE	AF	
Power Supply Group		—																															
FBVA676	XCKU035	224	225	226	227																												228
	XCKU040	224	225	226	227																												228
RBA676	XQKU040	224	225	226	227																												228
Power Supply Group		R																															
FFVA676	XCKU3P	224	225	226	227																												
	XCKU5P	224	225	226	227																												
Power Supply Group		R																															
FFVB676	XCKU3P	224	225	226	227																												
	XCKU5P	224	225	226	227																												
Power Supply Group		—																															
SFVA784	XCKU035	224	225																														228,227,226
	XCKU040	224	225																														228,227,226
Power Supply Group		R																															
SFVB784	XCKU3P	224	225	226	227																												
	XCKU5P	224	225	226	227																												

Table 1-7: **Transceiver Quad Migration (GTY Quads are Shaded) *(Cont'd)***

Package	Device	Package to Device Transceiver Mapping																														Unbonded GT Quads
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	AD	AE	AF	
Power Supply Group		—																																
FBVA900	XCKU035	224	225	226	227																													228
	XCKU040	224	225	226	227																													228
Power Supply Group		R																																
FFVD900	XCKU3P	224	225	226	227																													
	XCKU5P	224	225	226	227																													
	XCKU11P	224	225	226	227																													131, 130, 129, 128, 127, 231, 230, 229, 228
Power Supply Group		R				L																												
FFVE900	XCKU9P	228	229	230	127	128	129	130																										
	XCKU13P	228	229	230	127	128	129	130																										

Table 1-7: **Transceiver Quad Migration (GTY Quads are Shaded) *(Cont'd)***

Package	Device	Package to Device Transceiver Mapping																															Unbonded GT Quads
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	AD	AE	AF	
Power Supply Group		R					L																											
FFVA1156	XCKU025	224	225	226																														
	XCKU035	224	225	226	227																													228
	XCKU040	224	225	226	227	228																												
	XCKU060	224	225	226	227	228	127	128																										126
	XCKU095	224	225	226	227	228	129	130																										131, 128, 127, 126, 125, 124, 231, 230, 229
	XCKU11P	224	225	226	227	228	129	130																										131, 128, 127, 231, 230
	XCKU15P	224	225	226	227	228	129	130																										134, 133, 132, 131, 128, 127, 234, 233, 232, 231, 230, 229
RFA1156	XQKU040	224	225	226	227	228																												
	XQKU060	224	225	226	227	228	127	128																										126
	XQKU095	224	225	226	227	228	129	130																										131, 128, 127, 126, 125, 124, 231, 230, 229

Table 1-7: **Transceiver Quad Migration (GTY Quads are Shaded) *(Cont'd)***

Package	Device	Package to Device Transceiver Mapping																																Unbonded GT Quads
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	AD	AE	AF	
Power Supply Group		RS					RN				L																							
FFVA1517	XCKU060	224	225	226	227	228					126	127	128																					
FLVA1517	XCKU085	224	225	226	227	228	229	230	231	232	126	127	128																					132,131
	XCKU115	224	225	226	227	228	229	230	231	232	126	127	128																					132,131
Power Supply Group		R					L																											
FFVC1517	XCKU095	224	225	226	227	228	125	126	127	128	129																							131, 130, 124, 231, 230, 229
	XCVU080	224	225	226	227	228	125	126	127	128	129																							131, 130, 124, 231, 230, 229
	XCVU065	224	225	226	227	228	124	125	126	127	128																							
	XCVU095	224	225	226	227	228	125	126	127	128	129																							131, 130, 124, 231, 230, 229
	XCVU3P	224	225	226	227	228	124	125	126	127	128																							
Power Supply Group		RS					RN					LS				LN																		
FFVD1517	XCVU080	224	225	226	227	228	229	230	231			124	125	126	127	128	129	130	131															
	XCVU095	224	225	226	227	228	229	230	231			124	125	126	127	128	129	130	131															
FLVD1517	XCVU125	224	225	226	227	228	229	230	231	232	233	124	125	126	127	129	130	131	132															133,128
	XCKU115	224	225	226	227	228	229	230	231	232	233		126	127	128		131	132	133															
RLD1517	XQKU115	224	225	226	227	228	229	230	231	232	233		126	127	128		131	132	133															
Power Supply Group		RS					RN				L																							
FFVE1517	XCKU11P	224	225	226	227	228	229	230	231	127	128	129	130	131																				
	XCKU15P	224	225	226	227	228	229	230	231	127	128	129	130	131	132																			134, 133, 234, 233, 232

Table 1-7: **Transceiver Quad Migration (GTY Quads are Shaded) *(Cont'd)***

Package	Device	Package to Device Transceiver Mapping																																Unbonded GT Quads
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	AD	AE	AF	
Power Supply Group		RS						RN					LS				LN																	
FFVA1760	XCKU15P	224	225	226	227	228	229	230	231	232	233	234	127	128	129	130	131	132	133	134														
Power Supply Group		RS						RN			L																							
FLVB1760	XCKU085	224	225	226	227	228	230	231	232		128	131	132																					127,126,229
	XCKU115	224	225	226	227	228	230	231	232	233	128	131	132	133																				127,126,229
FFVB1760	XCKU095	224	225	226	227	228	229	230	231		128	129	130	131																				127,126,125,124
	XCVU080	224	225	226	227	228	229	230	231		128	129	130	131																				127,126,125,124
	XCVU095	224	225	226	227	228	229	230	231		128	129	130	131																				127,126,125,124
FLVB1760	XCVU125	224	225	226	227	228	230	231	232	233	129	130	131	132																				133, 128, 127, 126, 125, 229
Power Supply Group		RS					RN				L																							
FFVE1760	XCKU15P	224	225	226	227	228	229	230	231	127	128	129	130	131	132																			134, 133, 234, 233, 232
Power Supply Group		RS				RN				LS			LN																					
FLVD1924	XCKU115	224	225	226	227	231	232	233	126	127	128	131	132	133																				230,229,228
Power Supply Group		RS					RN					LS				LN																		
FFVF1924	XCKU085	224	225	226	227	228	229	230	231	232		126	127	128	131			132																	
FLVF1924	XCKU115	224	225	226	227	228	229	230	231	232	233	126	127	128	131		133	132																	
RLF1924	XQKU115	224	225	226	227	228	229	230	231	232	233	126	127	128	131		133	132																	
FLGF1924	XCVU11P	224	225	226	227	228	229	230	231	232	233	125	126	127	129		131	130																	135, 134, 133, 132, 128, 124, 235, 234

Table 1-7: **Transceiver Quad Migration (GTY Quads are Shaded) *(Cont'd)***

Package	Device	Package to Device Transceiver Mapping																															Unbonded GT Quads
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	AD	AE	AF	
Power Supply Group		RS				RN			LS			LN																						
FFVA2104	XCVU080	224	225	226	227	228	229	230	125	126	127	128	129	130																				131, 124, 231
	XCVU095	224	225	226	227	228	229	230	125	126	127	128	129	130																				131, 124, 231
FLVA2104	XCKU115	224	225	226	227	231	232	233	126	127	128	131	132	133																				230, 229, 228
	XCVU125	224	225	226	227	231	232	233	125	126	127	130	131	132																				133, 129, 128, 124, 230, 229, 228
	XCVU5P	224	225	226	227	231	232	233	125	126	127	130	131	132																				133, 129, 128, 124, 230, 229, 228
	XCVU7P	224	225	226	227	231	232	233	125	126	127	130	131	132																				133, 129, 128, 124, 230, 229, 228
FLGA2104	XCVU9P	224	225	226	227	231	232	233	120	121	122	125	126	127																				133, 132, 131, 130, 129, 128, 124, 123, 119, 230, 229, 228, 223, 222, 221, 220, 219
FHGA2104	XCVU13P	224	225	226	227	229	230	231	125	126	127	129	130	131																				135, 134, 133, 132, 128, 124, 123, 122, 121, 120, 235, 234, 233, 232, 228, 223, 222, 221, 220

Table 1-7: **Transceiver Quad Migration (GTY Quads are Shaded) *(Cont'd)***

Package	Device	Package to Device Transceiver Mapping																															Unbonded GT Quads
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	AD	AE	AF	
Power Supply Group		RS					RN					LS				LN																		
FFVB2104	XCKU095	224	225	226	227	228	229	230	231			124	125	126	127	128	129	130	131															
	XCVU080	224	225	226	227	228	229	230	231			124	125	126	127	128	129	130	131															
	XCVU095	224	225	226	227	228	229	230	231			124	125	126	127	128	129	130	131															
FLVB2104	XCKU115	224	225	226	227	228	229	230	231	232	233	126	127	128			131	132	133															
	XCVU125	224	225	226	227	228	229	230	231	232	233	125	126	127	128	129	130	131	132	133														124
	XCVU5P	224	225	226	227	228	229	230	231	232	233	125	126	127	128	129	130	131	132	133														124
	XCVU7P	224	225	226	227	228	229	230	231	232	233	125	126	127	128	129	130	131	132	133														124
FLGB2104	XCVU160	224	225	226	227	228	229	230	231	232		125	126	127	128	129	130	131	132	133														124, 123, 122, 121, 120, 233, 223, 222, 221, 220
	XCVU190	224	225	226	227	228	229	230	231	232	233	125	126	127	128	129	130	131	132	133														124, 123, 122, 121, 120, 119, 223, 222, 221, 220, 219
	XCVU9P	224	225	226	227	228	229	230	231	232	233	120	121	122	123	124	125	126	127	128														133, 132, 131, 130, 129, 119, 223, 222, 221, 220, 219
	XCVU11P	224	225	226	227	228	229	230	231	232	233	124	125	126	127	128	129	130	131	133														135, 134, 132, 235, 234
FHGB2104	XCVU13P	224	225	226	227	228	229	230	231	232	233	124	125	126	127	128	129	130	131	133														135, 134, 132, 123, 122, 121, 120, 235, 234, 223, 222, 221, 220

Table 1-7: **Transceiver Quad Migration (GTY Quads are Shaded) *(Cont'd)***

Package	Device	Package to Device Transceiver Mapping																														Unbonded GT Quads
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	AD	AE	AF	
Power Supply Group		RC					RN					RS			LC					LN					LS								
FFVC2104	XCVU095	224	225	226	227	228	229	230	231						124	125	126	127	128	129	130	131												
FLVC2104	XCVU125	224	225	226	227	228	229	230	231	232	233				124	125	126	127	128	129	130	131	132	133									
	XCVU5P	224	225	226	227	228	229	230	231	232	233				124	125	126	127	128	129	130	131	132	133									
	XCVU7P	224	225	226	227	228	229	230	231	232	233				124	125	126	127	128	129	130	131	132	133									
FLGC2104	XCVU160	224	225	226	227	228	229	230	231	232		220	221	222	124	125	126	127	128	129	130	131	132		120	121	122							123, 223
	XCVU190	224	225	226	227	228	229	230	231	232	233	220	221	222	124	125	126	127	128	129	130	131	132	133	120	121	122							123, 119, 223, 219
	XCVU9P	224	225	226	227	228	229	230	231	232	233	220	221	222	124	125	126	127	128	129	130	131	132	133	120	121	122							123, 119, 223, 219
	XCVU11P	226	227	228	229	230	231	232	233	234	235		224	225	126	127	128	129	130	131	132	133	134	135		124	125							
FHGC2104	XCVU13P	224	225	226	227	228	229	230	231	232	233	221	222	223	124	125	126	127	128	129	130	131	132	133	121	122	123							135, 134, 120, 235, 234, 220

Power Supply Group		RS					RN					LS				LN																		
FSGD2104	XCVU9P	224	225	226	227	228	229	230	231	232	233	120	121	122	123	124	125	126	127	131														133, 132, 130, 129, 128, 119, 223, 222, 221, 220, 219
	XCVU11P	224	225	226	227	228	229	230	231	232	233	124	125	126	127	128	129	130	131	133														135, 134, 132, 235, 234
	XCVU13P	224	225	226	227	228	229	230	231	232	233	120	125	122	123	124	129	130	131	133														135, 134, 132, 127, 126, 125, 124, 235, 234, 223, 222, 221, 220

Table 1-7: **Transceiver Quad Migration (GTY Quads are Shaded) *(Cont'd)***

Package	Device	Package to Device Transceiver Mapping																															Unbonded GT Quads
		A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W	X	Y	Z	AA	AB	AC	AD	AE	AF	
Power Supply Group		RC			RN			RS																										
FLGB2377	XCVU440	224	225	226	231	232	233	221	222	223																								233, 232, 231, 226, 225, 224, 223, 222, 221

Power Supply Group		RLC			RUC				RN				RS				RLC	LLC			LUC				LN				LS				LLC	
FLGA2577	XCVU190	224	225	226	227	228	229	230	231	232	233		219	220	221	222	223	124	125	126	127	128	129	130	131	132	133		119	120	121	122	123	
	XCVU9P	224	225	226	227	228	229	230	231	232	233		219	220	221	222	223	124	125	126	127	128	129	130	131	132	133		119	120	121	122	123	
	XCVU11P	225	226	227	228	229	230	231	232	233	234	235					224	125	126	127	128	129	130	131	132	133	134	135					124	
	XCVU13P	225	226	227	228	229	230	231	232	233	234	235	220	221	222	223	224	125	126	127	128	129	130	131	132	133	134	135	120	121	122	123	124	

Power Supply Group		RC				RN				RS																								
FLGA2892	XCVU440	224	225	226	227	229	230	231	232	219	220	221	222																					233, 228, 223

Die Level Bank Numbering Overview

Banking and Clocking Summary

- For each device, not all banks are bonded out in every package.

GTH/GTY Columns

- One GT Quad = Four transceivers = Four GTHE3 or GTYE3 primitives.
- Not all GT Quads are bonded out in every package.
- Also shown are quads labeled with RCAL. This specifies the location of the RCAL masters for each device. With respect to the package, the RCAL masters are located on the same package pin for each package, regardless of the device.
- The XY coordinates shown in each quad correspond to the transceiver channel number found in the pin names for that quad, as shown in Figure 1-1.
- An alphabetic designator is shown in each quad. Each letter corresponds to the columns in Table 1-6 and Table 1-7.
- The power supply group is shown in brackets [ ] for each quad.

I/O Banks

- Each user I/O bank has a total of 52 I/Os where 48 can be used as differential (24 differential pairs) or single-ended I/Os. The remaining four function only as single-ended I/Os. All 52 pads of a bank are not always bonded out to pins.
- A limited number of banks have fewer than 52 SelectIO pins. These banks are labeled as partial.
- Adjacent to each bank is a physical layer (PHY) containing a CMT and other clock resources.
- Adjacent to each bank and PHY is a tile of logic resources that makes up a clock region.
- Banks are arranged in columns and separated into rows which are pitch-matched with adjacent PHY, clock regions, and GT blocks.
- An alphabetic designator is shown in each bank. Each letter corresponds to the columns in Table 1-6 and Table 1-7.

Clocking

- Each bank has four pairs of global clock (GC) inputs for four differential or four single-ended clock inputs. Single-ended clock inputs should be connected to the P side of the differential pair.
- Clock signals are distributed through global buffers driving routing and distribution networks to reach any clock region, I/O, or GT.
- Global clock inputs can connect to an MMCM and two PLLs within the horizontally adjacent CMT.

Bank Locations of Dedicated and Multi-Function Pins

- In all UltraScale and UltraScale+ devices, bank 65 contains the multi-function configuration pins. Bank 0 contains the dedicated configuration pins.
- In Figure 1-2 through Figure 1-115, the multi-function configuration bank 65 is shown adjacent to the SYSMON/CFG blocks. For devices with multiple super logic regions (SLRs), banks 60 and 70 are also shown adjacent to the SYSMON/CFG blocks. Due to the architectural differences between these and other banks, special consideration must be taken when using them under certain conditions. See the State of I/Os During and After Configuration and the Special DCI Requirements in Some Banks sections of *UltraScale Architecture SelectIO Resources User Guide* (UG571) [Ref 4] for details.
- All dedicated configuration I/Os (bank 0) and HR I/Os are 3.3V capable.

SYSMON, Configuration, PCIe, Interlaken, and 100GE Integrated Blocks

- CFG: Configuration block
- SYSMON/CFG: Block shared between SYSMON and configuration
- PCIe: Integrated block for PCIe

  Note: Do not connect the Integrated block for PCIe to transceiver channels through an SLR crossing. For further details, refer to the *Placement Rules* section of the *UltraScale Devices Gen3 Integrated Block for PCI Express Product Guide* (PG156) [Ref 13]. PCIe blocks with an additional (Tandem) label support tandem configuration.
- ILKN: Interlaken block

  Note: Do not connect the Interlaken block to transceiver channels through an SLR crossing. For further details, refer to the *Transceiver Interface* section of the *Integrated Interlaken 150G Product Guide* (PG169) [Ref 14].
- CMAC: 100G Ethernet block

  Note: Do not connect the 100G Ethernet block to transceiver channels through an SLR crossing. For further details, refer to the *Transceiver Selection Rules* section of the *UltraScale Devices Integrated Block for 100G Ethernet Product Guide* (PG165) [Ref 15] or *UltraScale+ Devices Integrated 100G Ethernet Subsystem Product Guide* (PG203) [Ref 16].

Device Diagrams

Figure 1-1 shows an example diagram with a brief explanation for each component.



Figure 1-1: **Example Device Diagram**

Figure 1-2 through Figure 1-115 show a die view of each device followed by a view with respect to each available package. The available resources by device and package are also listed in the *UltraScale Architecture and Product Overview* (DS890) [Ref 1].

XCKU025 Bank Diagrams



Figure 1-2: **XCKU025 Banks**



Figure 1-3: **XCKU025 Banks in FFVA1156 Package**

XCKU035 Bank Diagrams



Figure 1-4: **XCKU035 Banks**



Figure 1-5: **XCKU035 Banks in FBVA676 Package**



Figure 1-6: **XCKU035 Banks in SFVA784 Package**



Figure 1-7: **XCKU035 Banks in FBVA900 Package**



Figure 1-8: **XCKU035 Banks in FFVA1156 Package**

XCKU040 and XQKU040 Bank Diagrams



Figure 1-9: **XCKU040 and XQKU040 Banks**



Figure 1-10: **XCKU040 Banks in FBVA676 Package and XQKU040 Banks in RBA676 Package**



Figure 1-11: **XCKU040 Banks in SFVA784 Package**



Figure 1-12: **XCKU040 Banks in FBVA900 Package**



Figure 1-13: **XCKU040 Banks in FFVA1156 Package and XQKU040 in RFA1156 Package**

XCKU060 and XQKU060 Bank Diagrams



Figure 1-14: **XCKU060 and XQKU060 Banks**



Figure 1-15: **XCKU060 Banks in FFVA1156 Package and XQKU060 Banks in RFA1156 Package**



Figure 1-16: **XCKU060 Banks in FFVA1517 Package**

XCKU085 Bank Diagrams



Figure 1-17: **XCKU085 Banks**

GTH Quad 132 X0Y32-X0Y35	HP I/O Bank 52	HP I/O Bank 72	PCIe X0Y4	GTH Quad 232 X1Y32-X1Y35 I [RN]
GTH Quad 131 X0Y28-X0Y31	HP I/O Bank 51	HP I/O Bank 71	SYSMON Configuration	GTH Quad 231 X1Y28-X1Y31 H [RN] (RCAL)
HP I/O Bank 30	HP I/O Bank 50	HR I/O Bank 70	Configuration	GTH Quad 230 X1Y24-X1Y27 G [RN]
HP I/O Bank 29	HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y3	GTH Quad 229 X1Y20-X1Y23 F [RN]
SLR Crossing				
GTH Quad 128 X0Y16-X0Y19 L [L] (RCAL)	HP I/O Bank 48 M	HP I/O Bank 68 J	PCIe X0Y2	GTH Quad 228 X1Y16-X1Y19 E [RS]
GTH Quad 127 X0Y12-X0Y15 K [L]	HP I/O Bank 47 L	HP I/O Bank 67 I	PCIe X0Y1	GTH Quad 227 X1Y12-X1Y15 D [RS]
GTH Quad 126 X0Y8-X0Y11 J [L]	HP I/O Bank 46 K	HP I/O Bank 66 H	SYSMON Configuration	GTH Quad 226 X1Y8-X1Y11 C [RS] (RCAL)
HP I/O Bank 25 G	HP I/O Bank 45 E	HR I/O Bank 65 C	Configuration	GTH Quad 225 X1Y4-X1Y7 B [RS]
HP I/O Bank 24 F	HP I/O Bank 44 D	HR I/O Bank 64 R	PCIe X0Y0 (tandem)	GTH Quad 224 X1Y0-X1Y3 A [RS]

X16444-012917

Figure 1-18: **XCKU085 Banks in FLVA1517 Package**



Figure 1-19: **XCKU085 Banks in FLVB1760 Package**



Figure 1-20: **XCKU085 Banks in FLVF1924 Package**

XCKU095 and XQKU095 Bank Diagrams



Figure 1-21: **XCKU095 and XQKU095 Banks**



Figure 1-22: **XCKU095 Banks in FFVA1156 Package and XQKU095 in RFA1156 Package**



Figure 1-23: **XCKU095 Banks in FFVC1517 Package**



Figure 1-24: **XCKU095 Banks in FFVB1760 Package**



Figure 1-25: **XCKU095 Banks in FFVB2104 Package**

XCKU115 and XQKU115 Bank Diagrams



Figure 1-26: **XCKU115 and XQKU115 Banks**

TIP: *Bank 64 is labeled as 84/94 in some packages.*

Figure 1-27: **XCKU115 Banks in FLVA1517 Package**



Figure 1-28: **XCKU115 Banks in FLVD1517 Package and XQKU115 in the RLD1517 Package**

TIP: *Bank 64 is labeled as 84/94 in some packages.*

Figure 1-29: **XCKU115 Banks in FLVB1760 Package**

TIP: *Bank 64 is labeled as 84/94 in some packages.*

GTH Quad 133 X0Y36-X0Y39 M [LN] (RCAL)	HP I/O Bank 53 M	HP I/O Bank 73 Q	PCIe X0Y5	GTH Quad 233 X1Y36-X1Y39 G [RN]
GTH Quad 132 X0Y32-X0Y35 L [LN]	HP I/O Bank 52 L	HP I/O Bank 72 P	PCIe X0Y4	GTH Quad 232 X1Y32-X1Y35 F [RN]
GTH Quad 131 X0Y28-X0Y31 K [LN]	HP I/O Bank 51 K	HP I/O Bank 71 O	SYSMON Configuration	GTH Quad 231 X1Y28-X1Y31 E [RN] (RCAL)
HP I/O Bank 30	HP I/O Bank 50 J	HR I/O Bank 70 N	Configuration	GTH Quad 230 X1Y24-X1Y27
HP I/O Bank 29	HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y3	GTH Quad 229 X1Y20-X1Y23
SLR Crossing				
GTH Quad 128 X0Y16-X0Y19 J [LS] (RCAL)	HP I/O Bank 48	HP I/O Bank 68	PCIe X0Y2	GTH Quad 228 X1Y16-X1Y19
GTH Quad 127 X0Y12-X0Y15 I [LS]	HP I/O Bank 47 I	HP I/O Bank 67 E	PCIe X0Y1	GTH Quad 227 X1Y12-X1Y15 D [RS]
GTH Quad 126 X0Y8-X0Y11 H [LS]	HP I/O Bank 46 H	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X1Y8-X1Y11 C [RS] (RCAL)
HP I/O Bank 25	HP I/O Bank 45 G	HR I/O Bank 65 C	Configuration	GTH Quad 225 X1Y4-X1Y7 B [RS]
HP I/O Bank 24	HP I/O Bank 44 F	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X1Y0-X1Y3 A [RS]

X16457-012917

Figure 1-30: **XCKU115 Banks in FLVD1924 Package**

TIP: *Bank 64 is labeled as 84/94 in some packages.*

Figure 1-31: **XCKU115 Banks in FLVF1924 Package and XQKU115 Banks in RLF1924 Package**



Figure 1-32: **XCKU115 Banks in FLVA2104 Package**

TIP: *Bank 64 is labeled as 84/94 in some packages.*



Figure 1-33: **XCKU115 Banks in FLVB2104 Package**

TIP: *Bank 64 is labeled as 84/94 in some packages.*

XCVU065 Bank Diagrams



Figure 1-34: **XCVU065 Banks**



Figure 1-35: **XCVU065 Banks in FFVC1517 Package**

XCVU080 Bank Diagrams

GTY Quad 131 X0Y28-X0Y31	CMAC X0Y3	HP I/O Bank 51	HP I/O Bank 71	PCIe X0Y3	GTH Quad 231 X0Y28-X0Y31
GTY Quad 130 X0Y24-X0Y27	ILKN X0Y4	HP I/O Bank 50	HP I/O Bank 70	ILKN X1Y5	GTH Quad 230 X0Y24-X0Y27
GTY Quad 129 X0Y20-X0Y23 (RCAL)	CMAC X0Y2	HP I/O Bank 49	HP I/O Bank 69	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23
GTY Quad 128 X0Y16-X0Y19	ILKN X0Y3	HP I/O Bank 48	HP I/O Bank 68	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19
GTY Quad 127 X0Y12-X0Y15	CMAC X0Y1	HP I/O Bank 47	HP I/O Bank 67	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15
GTY Quad 126 X0Y8-X0Y11	ILKN X0Y1	HP I/O Bank 46	HP I/O Bank 66	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11
GTY Quad 125 X0Y4-X0Y7	CMAC X0Y0	HP I/O Bank 45	HP I/O Bank 65	Configuration	GTH Quad 225 X0Y4-X0Y7 (RCAL)
GTY Quad 124 X0Y0-X0Y3	ILKN X0Y0	HP I/O Bank 44	HR I/O Bank 84/94	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3

X16468-012917

Figure 1-36: **XCVU080 Banks**

GTY Quad 131 X0Y28-X0Y31	CMAC X0Y3	HP I/O Bank 51	HP I/O Bank 71	PCIe X0Y3	GTH Quad 231 X0Y28-X0Y31
GTY Quad 130 X0Y24-X0Y27	ILKN X0Y4	HP I/O Bank 50	HP I/O Bank 70	ILKN X1Y5	GTH Quad 230 X0Y24-X0Y27
GTY Quad 129 X0Y20-X0Y23 J [L] (RCAL)	CMAC X0Y2	HP I/O Bank 49	HP I/O Bank 69	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23
GTY Quad 128 X0Y16-X0Y19 I [L]	ILKN X0Y3	HP I/O Bank 48 K	HP I/O Bank 68 F	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [R]
GTY Quad 127 X0Y12-X0Y15 H [L]	CMAC X0Y1	HP I/O Bank 47 J	HP I/O Bank 67 E	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [R]
GTY Quad 126 X0Y8-X0Y11 G [L]	ILKN X0Y1	HP I/O Bank 46 I	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [R]
GTY Quad 125 X0Y4-X0Y7 F [L]	CMAC X0Y0	HP I/O Bank 45 H	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [R] (RCAL)
GTY Quad 124 X0Y0-X0Y3	ILKN X0Y0	HP I/O Bank 44 G	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [R]

X16469-012917

Figure 1-37: **XCVU080 Banks in FFVC1517 Package**

GTY Quad 131 X0Y28-X0Y31 R [LN]	CMAC X0Y3	HP I/O Bank 51	HP I/O Bank 71 H	PCIe X0Y3	GTH Quad 231 X0Y28-X0Y31 H [RN]
GTY Quad 130 X0Y24-X0Y27 Q [LN]	ILKN X0Y4	HP I/O Bank 50	HP I/O Bank 70 G	ILKN X1Y5	GTH Quad 230 X0Y24-X0Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 P [LN] (RCAL)	CMAC X0Y2	HP I/O Bank 49	HP I/O Bank 69 F	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23 F [RN]
GTY Quad 128 X0Y16-X0Y19 O [LN]	ILKN X0Y3	HP I/O Bank 48	HP I/O Bank 68	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [RS]
GTY Quad 127 X0Y12-X0Y15 N [LS]	CMAC X0Y1	HP I/O Bank 47	HP I/O Bank 67 E (Partial)	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 M [LS]	ILKN X0Y1	HP I/O Bank 46	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RS]
GTY Quad 125 X0Y4-X0Y7 L [LS]	CMAC X0Y0	HP I/O Bank 45	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RS] (RCAL)
GTY Quad 124 X0Y0-X0Y3 K [LS]	ILKN X0Y0	HP I/O Bank 44	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RS]

X16470-012917

Figure 1-38: **XCVU080 Banks in FFVD1517 Package**

GTY Quad 131 X0Y28-X0Y31 M [L]	CMAC X0Y3	HP I/O Bank 51 O (Partial)	HP I/O Bank 71 L	PCIe X0Y3	GTH Quad 231 X0Y28-X0Y31 H [RN]
GTY Quad 130 X0Y24-X0Y27 L [L]	ILKN X0Y4	HP I/O Bank 50 N	HP I/O Bank 70 K	ILKN X1Y5	GTH Quad 230 X0Y24-X0Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 K [L] (RCAL)	CMAC X0Y2	HP I/O Bank 49 M	HP I/O Bank 69	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23 F [RN]
GTY Quad 128 X0Y16-X0Y19 J [L]	ILKN X0Y3	HP I/O Bank 48 J	HP I/O Bank 68	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [RS]
GTY Quad 127 X0Y12-X0Y15	CMAC X0Y1	HP I/O Bank 47 I	HP I/O Bank 67 E	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11	ILKN X0Y1	HP I/O Bank 46 H	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RS]
GTY Quad 125 X0Y4-X0Y7	CMAC X0Y0	HP I/O Bank 45 G	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RS] (RCAL)
GTY Quad 124 X0Y0-X0Y3	ILKN X0Y0	HP I/O Bank 44 F	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RS]

X16471-012917

Figure 1-39: **XCVU080 Banks in FFVB1760 Package**

GTY Quad 131 X0Y28-X0Y31	CMAC X0Y3	HP I/O Bank 51 N	HP I/O Bank 71 S	PCIe X0Y3	GTH Quad 231 X0Y28-X0Y31
GTY Quad 130 X0Y24-X0Y27 M [LN]	ILKN X0Y4	HP I/O Bank 50 M	HP I/O Bank 70 Q	ILKN X1Y5	GTH Quad 230 X0Y24-X0Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 L [LN] (RCAL)	CMAC X0Y2	HP I/O Bank 49 L	HP I/O Bank 69 P	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23 F [RN]
GTY Quad 128 X0Y16-X0Y19 K [LN]	ILKN X0Y3	HP I/O Bank 48 K	HP I/O Bank 68 O	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [RN]
GTY Quad 127 X0Y12-X0Y15 J [LS]	CMAC X0Y1	HP I/O Bank 47 J	HP I/O Bank 67 E	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 I [LS]	ILKN X0Y1	HP I/O Bank 46 I	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RS]
GTY Quad 125 X0Y4-X0Y7 H [LS]	CMAC X0Y0	HP I/O Bank 45 H	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RS] (RCAL)
GTY Quad 124 X0Y0-X0Y3	ILKN X0Y0	HP I/O Bank 44 G	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RS]

X16472-012917

Figure 1-40: **XCVU080 Banks in FFVA2104 Package**

GTY Quad 131 X0Y28-X0Y31 R [LN]	CMAC X0Y3	HP I/O Bank 51 L	HP I/O Bank 71 O	PCIe X0Y3	GTH Quad 231 X0Y28-X0Y31 H [RN]
GTY Quad 130 X0Y24-X0Y27 Q [LN]	ILKN X0Y4	HP I/O Bank 50 K	HP I/O Bank 70 N	ILKN X1Y5	GTH Quad 230 X0Y24-X0Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 P [LN] (RCAL)	CMAC X0Y2	HP I/O Bank 49 J	HP I/O Bank 69 M	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23 F [RN]
GTY Quad 128 X0Y16-X0Y19 O [LN]	ILKN X0Y3	HP I/O Bank 48	HP I/O Bank 68 F (Partial)	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [RS]
GTY Quad 127 X0Y12-X0Y15 N [LS]	CMAC X0Y1	HP I/O Bank 47	HP I/O Bank 67 E	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 M [LS]	ILKN X0Y1	HP I/O Bank 46 I	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RS]
GTY Quad 125 X0Y4-X0Y7 L [LS]	CMAC X0Y0	HP I/O Bank 45 H	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RS] (RCAL)
GTY Quad 124 X0Y0-X0Y3 K [LS]	ILKN X0Y0	HP I/O Bank 44 G	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RS]

X16473-012917

Figure 1-41: **XCVU080 Banks in FFVB2104 Package**

XCVU095 Bank Diagrams



Figure 1-42: **XCVU095 Banks**

GTY Quad 131 X0Y28-X0Y31	CMAC X0Y3	HP I/O Bank 51	HP I/O Bank 71	PCIe X0Y3	GTH Quad 231 X0Y28-X0Y31
GTY Quad 130 X0Y24-X0Y27	ILKN X0Y4	HP I/O Bank 50	HP I/O Bank 70	ILKN X1Y5	GTH Quad 230 X0Y24-X0Y27
GTY Quad 129 X0Y20-X0Y23 J [L] (RCAL)	CMAC X0Y2	HP I/O Bank 49	HP I/O Bank 69	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23
GTY Quad 128 X0Y16-X0Y19 I [L]	ILKN X0Y3	HP I/O Bank 48 K	HP I/O Bank 68 F	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [R]
GTY Quad 127 X0Y12-X0Y15 H [L]	CMAC X0Y1	HP I/O Bank 47 J	HP I/O Bank 67 E	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [R]
GTY Quad 126 X0Y8-X0Y11 G [L]	ILKN X0Y1	HP I/O Bank 46 I	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [R]
GTY Quad 125 X0Y4-X0Y7 F [L]	CMAC X0Y0	HP I/O Bank 45 H	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [R] (RCAL)
GTY Quad 124 X0Y0-X0Y3	ILKN X0Y0	HP I/O Bank 44 G	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [R]

X16475-012917

Figure 1-43: **XCVU095 Banks in FFVC1517 Package**

GTY Quad 131 X0Y28-X0Y31 R [LN]	CMAC X0Y3	HP I/O Bank 51	HP I/O Bank 71 H	PCIe X0Y3	GTH Quad 231 X0Y28-X0Y31 H [RN]
GTY Quad 130 X0Y24-X0Y27 Q [LN]	ILKN X0Y4	HP I/O Bank 50	HP I/O Bank 70 G	ILKN X1Y5	GTH Quad 230 X0Y24-X0Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 P [LN] (RCAL)	CMAC X0Y2	HP I/O Bank 49	HP I/O Bank 69 F	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23 F [RN]
GTY Quad 128 X0Y16-X0Y19 O [LN]	ILKN X0Y3	HP I/O Bank 48	HP I/O Bank 68	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [RS]
GTY Quad 127 X0Y12-X0Y15 N [LS]	CMAC X0Y1	HP I/O Bank 47	HP I/O Bank 67 E (Partial)	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 M [LS]	ILKN X0Y1	HP I/O Bank 46	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RS]
GTY Quad 125 X0Y4-X0Y7 L [LS]	CMAC X0Y0	HP I/O Bank 45	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RS] (RCAL)
GTY Quad 124 X0Y0-X0Y3 K [LS]	ILKN X0Y0	HP I/O Bank 44	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RS]

X16476-012917

Figure 1-44: **XCVU095 Banks in FFVD1517 Package**

GTY Quad 131 X0Y28-X0Y31 M [L]	CMAC X0Y3	HP I/O Bank 51 O (Partial)	HP I/O Bank 71 L	PCIe X0Y3	GTH Quad 231 X0Y28-X0Y31 H [RN]
GTY Quad 130 X0Y24-X0Y27 L [L]	ILKN X0Y4	HP I/O Bank 50 N	HP I/O Bank 70 K	ILKN X1Y5	GTH Quad 230 X0Y24-X0Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 K [L] (RCAL)	CMAC X0Y2	HP I/O Bank 49 M	HP I/O Bank 69	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23 F [RN]
GTY Quad 128 X0Y16-X0Y19 J [L]	ILKN X0Y3	HP I/O Bank 48 J	HP I/O Bank 68	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [RS]
GTY Quad 127 X0Y12-X0Y15	CMAC X0Y1	HP I/O Bank 47 I	HP I/O Bank 67 E	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11	ILKN X0Y1	HP I/O Bank 46 H	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RS]
GTY Quad 125 X0Y4-X0Y7	CMAC X0Y0	HP I/O Bank 45 G	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RS] (RCAL)
GTY Quad 124 X0Y0-X0Y3	ILKN X0Y0	HP I/O Bank 44 F	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RS]

X16477-012917

Figure 1-45: **XCVU095 Banks in FFVB1760 Package**

GTY Quad 131 X0Y28-X0Y31	CMAC X0Y3	HP I/O Bank 51 N	HP I/O Bank 71 S	PCIe X0Y3	GTH Quad 231 X0Y28-X0Y31
GTY Quad 130 X0Y24-X0Y27 M [LN]	ILKN X0Y4	HP I/O Bank 50 M	HP I/O Bank 70 Q	ILKN X1Y5	GTH Quad 230 X0Y24-X0Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 L [LN] (RCAL)	CMAC X0Y2	HP I/O Bank 49 L	HP I/O Bank 69 P	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23 F [RN]
GTY Quad 128 X0Y16-X0Y19 K [LN]	ILKN X0Y3	HP I/O Bank 48 K	HP I/O Bank 68 O	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [RN]
GTY Quad 127 X0Y12-X0Y15 J [LS]	CMAC X0Y1	HP I/O Bank 47 J	HP I/O Bank 67 E	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 I [LS]	ILKN X0Y1	HP I/O Bank 46 I	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RS]
GTY Quad 125 X0Y4-X0Y7 H [LS]	CMAC X0Y0	HP I/O Bank 45 H	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RS] (RCAL)
GTY Quad 124 X0Y0-X0Y3	ILKN X0Y0	HP I/O Bank 44 G	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RS]

X16478-012917

Figure 1-46: **XCVU095 Banks in FFVA2104 Package**

GTY Quad 131 X0Y28-X0Y31 R [LN]	CMAC X0Y3	HP I/O Bank 51 L	HP I/O Bank 71 O	PCIe X0Y3	GTH Quad 231 X0Y28-X0Y31 H [RN]
GTY Quad 130 X0Y24-X0Y27 Q [LN]	ILKN X0Y4	HP I/O Bank 50 K	HP I/O Bank 70 N	ILKN X1Y5	GTH Quad 230 X0Y24-X0Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 P [LN] (RCAL)	CMAC X0Y2	HP I/O Bank 49 J	HP I/O Bank 69 M	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23 F [RN]
GTY Quad 128 X0Y16-X0Y19 O [LN]	ILKN X0Y3	HP I/O Bank 48	HP I/O Bank 68 F (Partial)	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [RS]
GTY Quad 127 X0Y12-X0Y15 N [LS]	CMAC X0Y1	HP I/O Bank 47	HP I/O Bank 67 E	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 M [LS]	ILKN X0Y1	HP I/O Bank 46 I	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RS]
GTY Quad 125 X0Y4-X0Y7 L [LS]	CMAC X0Y0	HP I/O Bank 45 H	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RS] (RCAL)
GTY Quad 124 X0Y0-X0Y3 K [LS]	ILKN X0Y0	HP I/O Bank 44 G	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RS]

X16479-012917

Figure 1-47: **XCVU095 Banks in FFVB2104 Package**

GTY Quad 131 X0Y28-X0Y31 U [LN]	CMAC X0Y3	HP I/O Bank 51	HP I/O Bank 71 I	PCIe X0Y3	GTH Quad 231 X0Y28-X0Y31 H [RN]
GTY Quad 130 X0Y24-X0Y27 T [LN]	ILKN X0Y4	HP I/O Bank 50	HP I/O Bank 70 H	ILKN X1Y5	GTH Quad 230 X0Y24-X0Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 S [LN] (RCAL)	CMAC X0Y2	HP I/O Bank 49	HP I/O Bank 69 G	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23 F [RN]
GTY Quad 128 X0Y16-X0Y19 R [LC]	ILKN X0Y3	HP I/O Bank 48	HP I/O Bank 68 F (Partial)	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [RC]
GTY Quad 127 X0Y12-X0Y15 Q [LC]	CMAC X0Y1	HP I/O Bank 47	HP I/O Bank 67 E	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [RC]
GTY Quad 126 X0Y8-X0Y11 P [LC]	ILKN X0Y1	HP I/O Bank 46	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RC]
GTY Quad 125 X0Y4-X0Y7 O [LC]	CMAC X0Y0	HP I/O Bank 45	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RC] (RCAL)
GTY Quad 124 X0Y0-X0Y3 N [LC]	ILKN X0Y0	HP I/O Bank 44	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RC]

X16480-012917

Figure 1-48: **XCVU095 Banks in FFVC2104 Package**

XCVU125 Bank Diagrams

GTY Quad 133 X0Y36-X0Y39	CMAC X0Y5	HP I/O Bank 53	HP I/O Bank 73	PCIe X0Y3	GTH Quad 233 X0Y36-X0Y39
GTY Quad 132 X0Y32-X0Y35	CMAC X0Y4	HP I/O Bank 52	HP I/O Bank 72	ILKN X1Y5	GTH Quad 232 X0Y32-X0Y35
GTY Quad 131 X0Y28-X0Y31	ILKN X0Y4	HP I/O Bank 51	HP I/O Bank 71	SYSMON Configuration	GTH Quad 231 X0Y28-X0Y31 (RCAL)
GTY Quad 130 X0Y24-X0Y27 (RCAL)	CMAC X0Y3	HP I/O Bank 50	HP I/O Bank 70	Configuration	GTH Quad 230 X0Y24-X0Y27
GTY Quad 129 X0Y20-X0Y23	ILKN X0Y3	HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23
SLR Crossing					
GTY Quad 128 X0Y16-X0Y19	CMAC X0Y2	HP I/O Bank 48	HP I/O Bank 68	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19
GTY Quad 127 X0Y12-X0Y15	CMAC X0Y1	HP I/O Bank 47	HP I/O Bank 67	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15
GTY Quad 126 X0Y8-X0Y11	ILKN X0Y1	HP I/O Bank 46	HP I/O Bank 66	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 (RCAL)
GTY Quad 125 X0Y4-X0Y7 (RCAL)	CMAC X0Y0	HP I/O Bank 45	HP I/O Bank 65	Configuration	GTH Quad 225 X0Y4-X0Y7
GTY Quad 124 X0Y0-X0Y3	ILKN X0Y0	HP I/O Bank 44	HR I/O Bank 84/94	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3

X16481-012917

Figure 1-49: **XCVU125 Banks**

GTY Quad 133 X0Y36-X0Y39	CMAC X0Y5	HP I/O Bank 53	HP I/O Bank 73 H	PCIe X0Y3	GTH Quad 233 X0Y36-X0Y39 J [RN]
GTY Quad 132 X0Y32-X0Y35 R [LN]	CMAC X0Y4	HP I/O Bank 52	HP I/O Bank 72 G	ILKN X1Y5	GTH Quad 232 X0Y32-X0Y35 I [RN]
GTY Quad 131 X0Y28-X0Y31 Q [LN]	ILKN X0Y4	HP I/O Bank 51	HP I/O Bank 71 F	SYSMON Configuration	GTH Quad 231 X0Y28-X0Y31 H [RN] (RCAL)
GTY Quad 130 X0Y24-X0Y27 P [LN] (RCAL)	CMAC X0Y3	HP I/O Bank 50	HP I/O Bank 70	Configuration	GTH Quad 230 X0Y24-X0Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 O [LN]	ILKN X0Y3	HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23 F [RN]
SLR Crossing					
GTY Quad 128 X0Y16-X0Y19	CMAC X0Y2	HP I/O Bank 48	HP I/O Bank 68	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [RS]
GTY Quad 127 X0Y12-X0Y15 N [LS]	CMAC X0Y1	HP I/O Bank 47	HP I/O Bank 67 E (Partial)	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 M [LS]	ILKN X0Y1	HP I/O Bank 46	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RS] (RCAL)
GTY Quad 125 X0Y4-X0Y7 L [LS] (RCAL)	CMAC X0Y0	HP I/O Bank 45	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RS]
GTY Quad 124 X0Y0-X0Y3 K [LS]	ILKN X0Y0	HP I/O Bank 44	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RS]

X16482-012917

Figure 1-50: **XCVU125 Banks in FLVD1517 Package**

GTY Quad 133 X0Y36-X0Y39	CMAC X0Y5	HP I/O Bank 53 O (Partial)	HP I/O Bank 73	PCIe X0Y3	GTH Quad 233 X0Y36-X0Y39 I [RN]
GTY Quad 132 X0Y32-X0Y35 M [L]	CMAC X0Y4	HP I/O Bank 52 N	HP I/O Bank 72	ILKN X1Y5	GTH Quad 232 X0Y32-X0Y35 H [RN]
GTY Quad 131 X0Y28-X0Y31 L [L]	ILKN X0Y4	HP I/O Bank 51 M	HP I/O Bank 71	SYSMON Configuration	GTH Quad 231 X0Y28-X0Y31 G [RN] (RCAL)
GTY Quad 130 X0Y24-X0Y27 K [L] (RCAL)	CMAC X0Y3	HP I/O Bank 50 L	HP I/O Bank 70	Configuration	GTH Quad 230 X0Y24-X0Y27 F [RN]
GTY Quad 129 X0Y20-X0Y23 J [L]	ILKN X0Y3	HP I/O Bank 49 K	HR I/O Bank 69	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23
SLR Crossing					
GTY Quad 128 X0Y16-X0Y19	CMAC X0Y2	HP I/O Bank 48 J	HP I/O Bank 68	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [RS]
GTY Quad 127 X0Y12-X0Y15	CMAC X0Y1	HP I/O Bank 47 I	HP I/O Bank 67 E	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11	ILKN X0Y1	HP I/O Bank 46 H	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RS] (RCAL)
GTY Quad 125 X0Y4-X0Y7 (RCAL)	CMAC X0Y0	HP I/O Bank 45 G	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RS]
GTY Quad 124 X0Y0-X0Y3	ILKN X0Y0	HP I/O Bank 44 F	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RS]

X16483-012917

Figure 1-51: **XCVU125 Banks in FLVB1760 Package**

GTY Quad 133 X0Y36-X0Y39	CMAC X0Y5	HP I/O Bank 53 N	HP I/O Bank 73 S	PCIe X0Y3	GTH Quad 233 X0Y36-X0Y39 G [RN]
GTY Quad 132 X0Y32-X0Y35 M [LN]	CMAC X0Y4	HP I/O Bank 52 M	HP I/O Bank 72 Q	ILKN X1Y5	GTH Quad 232 X0Y32-X0Y35 F [RN]
GTY Quad 131 X0Y28-X0Y31 L [LN]	ILKN X0Y4	HP I/O Bank 51 L	HP I/O Bank 71 P	SYSMON Configuration	GTH Quad 231 X0Y28-X0Y31 E [RN] (RCAL)
GTY Quad 130 X0Y24-X0Y27 K [LN] (RCAL)	CMAC X0Y3	HP I/O Bank 50 K	HP I/O Bank 70 O	Configuration	GTH Quad 230 X0Y24-X0Y27
GTY Quad 129 X0Y20-X0Y23	ILKN X0Y3	HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23
SLR Crossing					
GTY Quad 128 X0Y16-X0Y19	CMAC X0Y2	HP I/O Bank 48	HP I/O Bank 68	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19
GTY Quad 127 X0Y12-X0Y15 J [LS]	CMAC X0Y1	HP I/O Bank 47 J	HP I/O Bank 67 E	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 I [LS]	ILKN X0Y1	HP I/O Bank 46 I	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RS] (RCAL)
GTY Quad 125 X0Y4-X0Y7 H [LS] (RCAL)	CMAC X0Y0	HP I/O Bank 45 H	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RS]
GTY Quad 124 X0Y0-X0Y3	ILKN X0Y0	HP I/O Bank 44 G	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RS]

X16484-012917

Figure 1-52: **XCVU125 Banks in FLVA2104 Package**

GTY Quad 133 X0Y36-X0Y39 S [LN]	CMAC X0Y5	HP I/O Bank 53	HP I/O Bank 73	PCIe X0Y3	GTH Quad 233 X0Y36-X0Y39 J [RN]
GTY Quad 132 X0Y32-X0Y35 R [LN]	CMAC X0Y4	HP I/O Bank 52 L	HP I/O Bank 72 O	ILKN X1Y5	GTH Quad 232 X0Y32-X0Y35 I [RN]
GTY Quad 131 X0Y28-X0Y31 Q [LN]	ILKN X0Y4	HP I/O Bank 51 K	HP I/O Bank 71 N	SYSMON Configuration	GTH Quad 231 X0Y28-X0Y31 H [RN] (RCAL)
GTY Quad 130 X0Y24-X0Y27 P [LN] (RCAL)	CMAC X0Y3	HP I/O Bank 50 J	HP I/O Bank 70 M	Configuration	GTH Quad 230 X0Y24-X0Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 O [LN]	ILKN X0Y3	HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23 F [RN]
SLR Crossing					
GTY Quad 128 X0Y16-X0Y19 N [LS]	CMAC X0Y2	HP I/O Bank 48	HP I/O Bank 68 F (Partial)	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [RS]
GTY Quad 127 X0Y12-X0Y15 M [LS]	CMAC X0Y1	HP I/O Bank 47	HP I/O Bank 67 E	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 L [LS]	ILKN X0Y1	HP I/O Bank 46 I	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RS] (RCAL)
GTY Quad 125 X0Y4-X0Y7 K [LS] (RCAL)	CMAC X0Y0	HP I/O Bank 45 H	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RS]
GTY Quad 124 X0Y0-X0Y3 N [LC]	ILKN X0Y0	HP I/O Bank 44 G	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RS]

X16485-012917

Figure 1-53: **XCVU125 Banks in FLVB2104 Package**

GTY Quad 133 X0Y36-X0Y39 W [LN]	CMAC X0Y5	HP I/O Bank 53	HP I/O Bank 73	PCIe X0Y3	GTH Quad 233 X0Y36-X0Y39 J [RN]
GTY Quad 132 X0Y32-X0Y35 V [LN]	CMAC X0Y4	HP I/O Bank 52	HP I/O Bank 72 I	ILKN X1Y5	GTH Quad 232 X0Y32-X0Y35 I [RN]
GTY Quad 131 X0Y28-X0Y31 U [LN]	ILKN X0Y4	HP I/O Bank 51	HP I/O Bank 71 H	SYSMON Configuration	GTH Quad 231 X0Y28-X0Y31 H [RN] (RCAL)
GTY Quad 130 X0Y24-X0Y27 T [LN] (RCAL)	CMAC X0Y3	HP I/O Bank 50	HP I/O Bank 70 G	Configuration	GTH Quad 230 X0Y24-X0Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 S [LN]	ILKN X0Y3	HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y2	GTH Quad 229 X0Y20-X0Y23 F [RN]
SLR Crossing					
GTY Quad 128 X0Y16-X0Y19 R [LC]	CMAC X0Y2	HP I/O Bank 48	HP I/O Bank 68 F	PCIe X0Y1	GTH Quad 228 X0Y16-X0Y19 E [RC]
GTY Quad 127 X0Y12-X0Y15 Q [LC]	CMAC X0Y1	HP I/O Bank 47	HP I/O Bank 67 E	ILKN X1Y2	GTH Quad 227 X0Y12-X0Y15 D [RC]
GTY Quad 126 X0Y8-X0Y11 P [LC]	ILKN X0Y1	HP I/O Bank 46	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RC] (RCAL)
GTY Quad 125 X0Y4-X0Y7 O [LC] (RCAL)	CMAC X0Y0	HP I/O Bank 45	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RC]
GTY Quad 124 X0Y0-X0Y3 N [LC]	ILKN X0Y0	HP I/O Bank 44	HR I/O Bank 84/94 B	PCIe X0Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RC]

X16486-012917

Figure 1-54: **XCVU125 Banks in FLVC2104 Package**

XCVU160 Bank Diagrams

GTY Quad 133 X0Y52-X0Y55	CMAC X0Y8	HP I/O Bank 53	HP I/O Bank 73	PCIe X0Y4	GTH Quad 233 X0Y52-X0Y55
GTY Quad 132 X0Y45-X0Y51	CMAC X0Y7	HP I/O Bank 52	HP I/O Bank 72	ILKN X1Y7	GTH Quad 232 X0Y45-X0Y51
GTY Quad 131 X0Y44-X0Y47	ILKN X0Y6	HP I/O Bank 51	HP I/O Bank 71	SYSMON Configuration	GTH Quad 231 X0Y44-X0Y47 (RCAL)
GTY Quad 130 X0Y40-X0Y43 (RCAL)	CMAC X0Y6	HP I/O Bank 50	HP I/O Bank 70	Configuration	GTH Quad 230 X0Y40-X0Y43
GTY Quad 129 X0Y36-X0Y39	ILKN X0Y5	HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y3	GTH Quad 229 X0Y36-X0Y39
SLR Crossing					
GTY Quad 128 X0Y32-X0Y35	CMAC X0Y5	HP I/O Bank 48	HP I/O Bank 68	PCIe X0Y2	GTH Quad 228 X0Y32-X0Y35
GTY Quad 127 X0Y28-X0Y31	CMAC X0Y4	HP I/O Bank 47	HP I/O Bank 67	ILKN X1Y4	GTH Quad 227 X0Y28-X0Y31
GTY Quad 126 X0Y24-X0Y27	ILKN X0Y2	HP I/O Bank 46	HP I/O Bank 66	SYSMON Configuration	GTH Quad 226 X0Y24-X0Y27 (RCAL)
GTY Quad 125 X0Y20-X0Y23 (RCAL)	CMAC X0Y3	HP I/O Bank 45	HP I/O Bank 65	Configuration	GTH Quad 225 X0Y20-X0Y23
GTY Quad 124 X0Y16-X0Y19	ILKN X0Y2	HP I/O Bank 44	HR I/O Bank 84/94	PCIe X0Y1 (tandem)	GTH Quad 224 X0Y16-X0Y19
SLR Crossing					
GTY Quad 123 X0Y12-X0Y15	CMAC X0Y2	HP I/O Bank 43	HP I/O Bank 63	PCIe X0Y0	GTH Quad 223 X0Y12-X0Y15
GTY Quad 122 X0Y8-X0Y11	CMAC X0Y1	HP I/O Bank 42	HP I/O Bank 62	ILKN X1Y1	GTH Quad 222 X0Y8-X0Y11
GTY Quad 121 X0Y4-X0Y7	ILKN X0Y0	HP I/O Bank 41	HP I/O Bank 61	SYSMON Configuration	GTH Quad 221 X0Y4-X0Y7 (RCAL)
GTY Quad 120 X0Y0-X0Y3 (RCAL)	CMAC X0Y0	HP I/O Bank 40	HP I/O Bank 60	Configuration	GTH Quad 220 X0Y0-X0Y3

X16488-012917

Figure 1-55: **XCVU160 Banks**

GTY Quad 133 X0Y52-X0Y55 S [LN]	CMAC X0Y8	HP I/O Bank 53	HP I/O Bank 73	PCIe X0Y4	GTH Quad 233 X0Y52-X0Y55 J [RN]
GTY Quad 132 X0Y45-X0Y51 R [LN]	CMAC X0Y7	HP I/O Bank 52 L	HP I/O Bank 72 O	ILKN X1Y7	GTH Quad 232 X0Y45-X0Y51 I [RN]
GTY Quad 131 X0Y44-X0Y47 Q [LN]	ILKN X0Y6	HP I/O Bank 51 K	HP I/O Bank 71 N	SYSMON Configuration	GTH Quad 231 X0Y44-X0Y47 H [RN] (RCAL)
GTY Quad 130 X0Y40-X0Y43 P [LN] (RCAL)	CMAC X0Y6	HP I/O Bank 50 J	HP I/O Bank 70 M	Configuration	GTH Quad 230 X0Y40-X0Y43 G [RN]
GTY Quad 129 X0Y36-X0Y39 O [LN]	ILKN X0Y5	HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y3	GTH Quad 229 X0Y36-X0Y39 F [RN]
SLR Crossing					
GTY Quad 128 X0Y32-X0Y35 N [LS]	CMAC X0Y5	HP I/O Bank 48	HP I/O Bank 68 F (Partial)	PCIe X0Y2	GTH Quad 228 X0Y32-X0Y35 E [RS]
GTY Quad 127 X0Y28-X0Y31 M [LS]	CMAC X0Y4	HP I/O Bank 47	HP I/O Bank 67 E	ILKN X1Y4	GTH Quad 227 X0Y28-X0Y31 D [RS]
GTY Quad 126 X0Y24-X0Y27 L [LS]	ILKN X0Y2	HP I/O Bank 46 I	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y24-X0Y27 C [RS] (RCAL)
GTY Quad 125 X0Y20-X0Y23 K [LS] (RCAL)	CMAC X0Y3	HP I/O Bank 45 H	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y20-X0Y23 B [RS]
GTY Quad 124 X0Y16-X0Y19	ILKN X0Y2	HP I/O Bank 44 G	HR I/O Bank 84/94 B	PCIe X0Y1 (tandem)	GTH Quad 224 X0Y16-X0Y19 A [RS]
SLR Crossing					
GTY Quad 123 X0Y12-X0Y15	CMAC X0Y2	HP I/O Bank 43	HP I/O Bank 63	PCIe X0Y0	GTH Quad 223 X0Y12-X0Y15
GTY Quad 122 X0Y8-X0Y11	CMAC X0Y1	HP I/O Bank 42	HP I/O Bank 62	ILKN X1Y1	GTH Quad 222 X0Y8-X0Y11
GTY Quad 121 X0Y4-X0Y7	ILKN X0Y0	HP I/O Bank 41	HP I/O Bank 61	SYSMON Configuration	GTH Quad 221 X0Y4-X0Y7 (RCAL)
GTY Quad 120 X0Y0-X0Y3 (RCAL)	CMAC X0Y0	HP I/O Bank 40	HP I/O Bank 60	Configuration	GTH Quad 220 X0Y0-X0Y3

X16489-012917

Figure 1-56: **XCVU160 Banks in FLGB2104 Package**

GTY Quad 133 X0Y52-X0Y55 W [LN]	CMAC X0Y8	HP I/O Bank 53	HP I/O Bank 73	PCIe X0Y4	GTH Quad 233 X0Y52-X0Y55 J [RN]
GTY Quad 132 X0Y45-X0Y51 V [LN]	CMAC X0Y7	HP I/O Bank 52 L	HP I/O Bank 72 I	ILKN X1Y7	GTH Quad 232 X0Y45-X0Y51 I [RN]
GTY Quad 131 X0Y44-X0Y47 U [LN]	ILKN X0Y6	HP I/O Bank 51 K	HP I/O Bank 71 H	SYSMON Configuration	GTH Quad 231 X0Y44-X0Y47 H [RN] (RCAL)
GTY Quad 130 X0Y40-X0Y43 T [LN] (RCAL)	CMAC X0Y6	HP I/O Bank 50 J	HP I/O Bank 70 G	Configuration	GTH Quad 230 X0Y40-X0Y43 G [RN]
GTY Quad 129 X0Y36-X0Y39 S [LN]	ILKN X0Y5	HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y3	GTH Quad 229 X0Y36-X0Y39 F [RN]
	SLR Crossing				
GTY Quad 128 X0Y32-X0Y35 R [LC]	CMAC X0Y5	HP I/O Bank 48	HP I/O Bank 68 F	PCIe X0Y2	GTH Quad 228 X0Y32-X0Y35 E [RC]
GTY Quad 127 X0Y28-X0Y31 Q [LC]	CMAC X0Y4	HP I/O Bank 47	HP I/O Bank 67 E	ILKN X1Y4	GTH Quad 227 X0Y28-X0Y31 D [RC]
GTY Quad 126 X0Y24-X0Y27 P [LC]	ILKN X0Y2	HP I/O Bank 46 I	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y24-X0Y27 C [RC] (RCAL)
GTY Quad 125 X0Y20-X0Y23 O [LC] (RCAL)	CMAC X0Y3	HP I/O Bank 45 H	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y20-X0Y23 B [RC]
GTY Quad 124 X0Y16-X0Y19 N [LC]	ILKN X0Y2	HP I/O Bank 44 G	HR I/O Bank 84/94 B	PCIe X0Y1 (tandem)	GTH Quad 224 X0Y16-X0Y19 A [RC]
	SLR Crossing				
GTY Quad 123 X0Y12-X0Y15	CMAC X0Y2	HP I/O Bank 43	HP I/O Bank 63	PCIe X0Y0	GTH Quad 223 X0Y12-X0Y15
GTY Quad 122 X0Y8-X0Y11 Z [LS]	CMAC X0Y1	HP I/O Bank 42	HP I/O Bank 62	ILKN X1Y1	GTH Quad 222 X0Y8-X0Y11 M [RS]
GTY Quad 121 X0Y4-X0Y7 Y [LS]	ILKN X0Y0	HP I/O Bank 41	HP I/O Bank 61	SYSMON Configuration	GTH Quad 221 X0Y4-X0Y7 L [RS] (RCAL)
GTY Quad 120 X0Y0-X0Y3 X [LS] (RCAL)	CMAC X0Y0	HP I/O Bank 40	HP I/O Bank 60	Configuration	GTH Quad 220 X0Y0-X0Y3 K [RS]

X16490-012917

Figure 1-57: **XCVU160 Banks in FLGC2104 Package**

XCVU190 Bank Diagrams

GTY Quad 133 X0Y56-X0Y59	CMAC X0Y8	HP I/O Bank 53	HP I/O Bank 73	PCIe X0Y5	GTH Quad 233 X0Y56-X0Y59
GTY Quad 132 X0Y52-X0Y55	CMAC X0Y7	HP I/O Bank 52	HP I/O Bank 72	ILKN X1Y8	GTH Quad 232 X0Y52-X0Y55
GTY Quad 131 X0Y48-X0Y51	ILKN X0Y7	HP I/O Bank 51	HP I/O Bank 71	SYSMON Configuration	GTH Quad 231 X0Y48-X0Y51 (RCAL)
GTY Quad 130 X0Y44-X0Y47 (RCAL)	CMAC X0Y6	HP I/O Bank 50	HP I/O Bank 70	Configuration	GTH Quad 230 X0Y44-X0Y47
GTY Quad 129 X0Y40-X0Y43	ILKN X0Y6	HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y4	GTH Quad 229 X0Y40-X0Y43
SLR Crossing					
GTY Quad 128 X0Y36-X0Y39	CMAC X0Y5	HP I/O Bank 48	HP I/O Bank 68	PCIe X0Y3	GTH Quad 228 X0Y36-X0Y39
GTY Quad 127 X0Y32-X0Y35	CMAC X0Y4	HP I/O Bank 47	HP I/O Bank 67	ILKN X1Y5	GTH Quad 227 X0Y32-X0Y35
GTY Quad 126 X0Y28-X0Y31	ILKN X0Y4	HP I/O Bank 46	HP I/O Bank 66	SYSMON Configuration	GTH Quad 226 X0Y28-X0Y31 (RCAL)
GTY Quad 125 X0Y24-X0Y27 (RCAL)	CMAC X0Y3	HP I/O Bank 45	HP I/O Bank 65	Configuration	GTH Quad 225 X0Y24-X0Y27
GTY Quad 124 X0Y20-X0Y23	ILKN X0Y3	HP I/O Bank 44	HR I/O Bank 84/94	PCIe X0Y2 (tandem)	GTH Quad 224 X0Y20-X0Y23
SLR Crossing					
GTY Quad 123 X0Y16-X0Y19	CMAC X0Y2	HP I/O Bank 43	HP I/O Bank 63	PCIe X0Y1	GTH Quad 223 X0Y16-X0Y19
GTY Quad 122 X0Y12-X0Y15	CMAC X0Y1	HP I/O Bank 42	HP I/O Bank 62	ILKN X1Y2	GTH Quad 222 X0Y12-X0Y15
GTY Quad 121 X0Y8-X0Y11	ILKN X0Y1	HP I/O Bank 41	HP I/O Bank 61	SYSMON Configuration	GTH Quad 221 X0Y8-X0Y11 (RCAL)
GTY Quad 120 X0Y4-X0Y7 (RCAL)	CMAC X0Y0	HP I/O Bank 40	HP I/O Bank 60	Configuration	GTH Quad 220 X0Y4-X0Y7
GTY Quad 119 X0Y0-X0Y3	ILKN X0Y0	HP I/O Bank 39	HR I/O Bank 59	PCIe X0Y0	GTH Quad 219 X0Y0-X0Y3

X16491-012917

Figure 1-58: **XCVU190 Banks**

GTY Quad 133 X0Y56-X0Y59 S [LN]	CMAC X0Y8	HP I/O Bank 53	HP I/O Bank 73	PCIe X0Y5	GTH Quad 233 X0Y56-X0Y59 J [RN]
GTY Quad 132 X0Y52-X0Y55 R [LN]	CMAC X0Y7	HP I/O Bank 52 L	HP I/O Bank 72 O	ILKN X1Y8	GTH Quad 232 X0Y52-X0Y55 I [RN]
GTY Quad 131 X0Y48-X0Y51 Q [LN]	ILKN X0Y7	HP I/O Bank 51 K	HP I/O Bank 71 N	SYSMON Configuration	GTH Quad 231 X0Y48-X0Y51 H [RN] (RCAL)
GTY Quad 130 X0Y44-X0Y47 P [LN] (RCAL)	CMAC X0Y6	HP I/O Bank 50 J	HP I/O Bank 70 M	Configuration	GTH Quad 230 X0Y44-X0Y47 G [RN]
GTY Quad 129 X0Y40-X0Y43 O [LN]	ILKN X0Y6	HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y4	GTH Quad 229 X0Y40-X0Y43 F [RN]
SLR Crossing					
GTY Quad 128 X0Y36-X0Y39 N [LS]	CMAC X0Y5	HP I/O Bank 48	HP I/O Bank 68 F (Partial)	PCIe X0Y3	GTH Quad 228 X0Y36-X0Y39 E [RS]
GTY Quad 127 X0Y32-X0Y35 M [LS]	CMAC X0Y4	HP I/O Bank 47	HP I/O Bank 67 E	ILKN X1Y5	GTH Quad 227 X0Y32-X0Y35 D [RS]
GTY Quad 126 X0Y28-X0Y31 L [LS]	ILKN X0Y4	HP I/O Bank 46 I	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y28-X0Y31 C [RS] (RCAL)
GTY Quad 125 X0Y24-X0Y27 K [LS] (RCAL)	CMAC X0Y3	HP I/O Bank 45 H	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y24-X0Y27 B [RS]
GTY Quad 124 X0Y20-X0Y23	ILKN X0Y3	HP I/O Bank 44 G	HR I/O Bank 84/94 B	PCIe X0Y2 (tandem)	GTH Quad 224 X0Y20-X0Y23 A [RS]
SLR Crossing					
GTY Quad 123 X0Y16-X0Y19	CMAC X0Y2	HP I/O Bank 43	HP I/O Bank 63	PCIe X0Y1	GTH Quad 223 X0Y16-X0Y19
GTY Quad 122 X0Y12-X0Y15	CMAC X0Y1	HP I/O Bank 42	HP I/O Bank 62	ILKN X1Y2	GTH Quad 222 X0Y12-X0Y15
GTY Quad 121 X0Y8-X0Y11	ILKN X0Y1	HP I/O Bank 41	HP I/O Bank 61	SYSMON Configuration	GTH Quad 221 X0Y8-X0Y11 (RCAL)
GTY Quad 120 X0Y4-X0Y7 (RCAL)	CMAC X0Y0	HP I/O Bank 40	HP I/O Bank 60	Configuration	GTH Quad 220 X0Y4-X0Y7
GTY Quad 119 X0Y0-X0Y3	ILKN X0Y0	HP I/O Bank 39	HR I/O Bank 59	PCIe X0Y0	GTH Quad 219 X0Y0-X0Y3

X16492-012917

Figure 1-59: **XCVU190 Banks in FLGB2104 Package**

GTY Quad 133 X0Y56-X0Y59 W [LN]	CMAC X0Y8	HP I/O Bank 53	HP I/O Bank 73	PCIe X0Y5	GTH Quad 233 X0Y56-X0Y59 J [RN]
GTY Quad 132 X0Y52-X0Y55 V [LN]	CMAC X0Y7	HP I/O Bank 52 L	HP I/O Bank 72 I	ILKN X1Y8	GTH Quad 232 X0Y52-X0Y55 I [RN]
GTY Quad 131 X0Y48-X0Y51 U [LN]	ILKN X0Y7	HP I/O Bank 51 K	HP I/O Bank 71 H	SYSMON Configuration	GTH Quad 231 X0Y48-X0Y51 H [RN] (RCAL)
GTY Quad 130 X0Y44-X0Y47 T [LN] (RCAL)	CMAC X0Y6	HP I/O Bank 50 J	HP I/O Bank 70 G	Configuration	GTH Quad 230 X0Y44-X0Y47 G [RN]
GTY Quad 129 X0Y40-X0Y43 S [LN]	ILKN X0Y6	HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y4	GTH Quad 229 X0Y40-X0Y43 F [RN]
SLR Crossing					
GTY Quad 128 X0Y36-X0Y39 R [LC]	CMAC X0Y5	HP I/O Bank 48	HP I/O Bank 68 F	PCIe X0Y3	GTH Quad 228 X0Y36-X0Y39 E [RC]
GTY Quad 127 X0Y32-X0Y35 Q [LC]	CMAC X0Y4	HP I/O Bank 47	HP I/O Bank 67 E	ILKN X1Y5	GTH Quad 227 X0Y32-X0Y35 D [RC]
GTY Quad 126 X0Y28-X0Y31 P [LC]	ILKN X0Y4	HP I/O Bank 46 I	HP I/O Bank 66 D	SYSMON Configuration	GTH Quad 226 X0Y28-X0Y31 C [RC] (RCAL)
GTY Quad 125 X0Y24-X0Y27 O [LC] (RCAL)	CMAC X0Y3	HP I/O Bank 45 H	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y24-X0Y27 B [RC]
GTY Quad 124 X0Y20-X0Y23 N [LC]	ILKN X0Y3	HP I/O Bank 44 G	HR I/O Bank 84/94 B	PCIe X0Y2 (tandem)	GTH Quad 224 X0Y20-X0Y23 A [RC]
SLR Crossing					
GTY Quad 123 X0Y16-X0Y19	CMAC X0Y2	HP I/O Bank 43	HP I/O Bank 63	PCIe X0Y1	GTH Quad 223 X0Y16-X0Y19
GTY Quad 122 X0Y12-X0Y15 Z [LS]	CMAC X0Y1	HP I/O Bank 42	HP I/O Bank 62	ILKN X1Y2	GTH Quad 222 X0Y12-X0Y15 M [RS]
GTY Quad 121 X0Y8-X0Y11 Y [LS]	ILKN X0Y1	HP I/O Bank 41	HP I/O Bank 61	SYSMON Configuration	GTH Quad 221 X0Y8-X0Y11 L [RS] (RCAL)
GTY Quad 120 X0Y4-X0Y7 X [LS] (RCAL)	CMAC X0Y0	HP I/O Bank 40	HP I/O Bank 60	Configuration	GTH Quad 220 X0Y4-X0Y7 K [RS]
GTY Quad 119 X0Y0-X0Y3	ILKN X0Y0	HP I/O Bank 39	HR I/O Bank 59	PCIe X0Y0	GTH Quad 219 X0Y0-X0Y3

X16493-012917

Figure 1-60: **XCVU190 Banks in FLGC2104 Package**

GTY Quad 133 X0Y56-X0Y59 Z [LN]	CMAC X0Y8	HP I/O Bank 53	HP I/O Bank 73	PCIe X0Y5	GTH Quad 233 X0Y56-X0Y59 J [RN]
GTY Quad 132 X0Y52-X0Y55 Y [LN]	CMAC X0Y7	HP I/O Bank 52	HP I/O Bank 72 K	ILKN X1Y8	GTH Quad 232 X0Y52-X0Y55 I [RN]
GTY Quad 131 X0Y48-X0Y51 X [LN]	ILKN X0Y7	HP I/O Bank 51	HP I/O Bank 71 J	SYSMON Configuration	GTH Quad 231 X0Y48-X0Y51 H [RN] (RCAL)
GTY Quad 130 X0Y44-X0Y47 W [LUC] (RCAL)	CMAC X0Y6	HP I/O Bank 50	HP I/O Bank 70 I	Configuration	GTH Quad 230 X0Y44-X0Y47 G [RUC]
GTY Quad 129 X0Y40-X0Y43 V [LUC]	ILKN X0Y6	HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y4	GTH Quad 229 X0Y40-X0Y43 F [RUC]
SLR Crossing					
GTY Quad 128 X0Y36-X0Y39 U [LUC]	CMAC X0Y5	HP I/O Bank 48	HP I/O Bank 68 H (Partial)	PCIe X0Y3	GTH Quad 228 X0Y36-X0Y39 E [RUC]
GTY Quad 127 X0Y32-X0Y35 T [LUC]	CMAC X0Y4	HP I/O Bank 47	HP I/O Bank 67 G	ILKN X1Y5	GTH Quad 227 X0Y32-X0Y35 D [RUC]
GTY Quad 126 X0Y28-X0Y31 S [LLC]	ILKN X0Y4	HP I/O Bank 46	HP I/O Bank 66 B (Partial)	SYSMON Configuration	GTH Quad 226 X0Y28-X0Y31 C [RLC] (RCAL)
GTY Quad 125 X0Y24-X0Y27 R [LLC] (RCAL)	CMAC X0Y3	HP I/O Bank 45	HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y24-X0Y27 B [RLC]
GTY Quad 124 X0Y20-X0Y23 Q [LLC]	ILKN X0Y3	HP I/O Bank 44	HR I/O Bank 84/94	PCIe X0Y2 (tandem)	GTH Quad 224 X0Y20-X0Y23 A [RLC]
SLR Crossing					
GTY Quad 123 X0Y16-X0Y19 AF [LLC]	CMAC X0Y2	HP I/O Bank 43	HP I/O Bank 63 F	PCIe X0Y1	GTH Quad 223 X0Y16-X0Y19 P [RLC]
GTY Quad 122 X0Y12-X0Y15 AE [LS]	CMAC X0Y1	HP I/O Bank 42	HP I/O Bank 62 E	ILKN X1Y2	GTH Quad 222 X0Y12-X0Y15 O [RS]
GTY Quad 121 X0Y8-X0Y11 AD [LS]	ILKN X0Y1	HP I/O Bank 41	HP I/O Bank 61 D	SYSMON Configuration	GTH Quad 221 X0Y8-X0Y11 N [RS] (RCAL)
GTY Quad 120 X0Y4-X0Y7 AC [LS] (RCAL)	CMAC X0Y0	HP I/O Bank 40	HP I/O Bank 60	Configuration	GTH Quad 220 X0Y4-X0Y7 M [RS]
GTY Quad 119 X0Y0-X0Y3 AB [LS]	ILKN X0Y0	HP I/O Bank 39	HR I/O Bank 59	PCIe X0Y0	GTH Quad 219 X0Y0-X0Y3 L [RS]

X16494-012917

Figure 1-61: **XCVU190 Banks in FLGA2577 Package**

XCVU440 Bank Diagrams

HP I/O Bank 53	HP I/O Bank 73	PCIe X0Y5	GTH Quad 233 X0Y56-X0Y59
HP I/O Bank 52	HP I/O Bank 72	CMAC X0Y2	GTH Quad 232 X0Y52-X0Y55
HP I/O Bank 51	HP I/O Bank 71	SYSMON Configuration	GTH Quad 231 X0Y48-X0Y51 (RCAL)
HP I/O Bank 50	HP I/O Bank 70	Configuration	GTH Quad 230 X0Y44-X0Y47
HP I/O Bank 49	HR I/O Bank 69	PCIe X0Y4	GTH Quad 229 X0Y40-X0Y43
SLR Crossing			
HP I/O Bank 48	HP I/O Bank 68	PCIe X0Y3	GTH Quad 228 X0Y36-X0Y39
HP I/O Bank 47	HP I/O Bank 67	CMAC X0Y1	GTH Quad 227 X0Y32-X0Y35
HP I/O Bank 46	HP I/O Bank 66	SYSMON Configuration	GTH Quad 226 X0Y28-X0Y31 (RCAL)
HP I/O Bank 45	HP I/O Bank 65	Configuration	GTH Quad 225 X0Y24-X0Y27
HP I/O Bank 44	HR I/O Bank 84/94	PCIe X0Y2 (tandem)	GTH Quad 224 X0Y20-X0Y23
SLR Crossing			
HP I/O Bank 43	HP I/O Bank 63	PCIe X0Y1	GTH Quad 223 X0Y16-X0Y19
HP I/O Bank 42	HP I/O Bank 62	CMAC X0Y0	GTH Quad 222 X0Y12-X0Y15
HP I/O Bank 41	HP I/O Bank 61	SYSMON Configuration	GTH Quad 221 X0Y8-X0Y11 (RCAL)
HP I/O Bank 40	HP I/O Bank 60	Configuration	GTH Quad 220 X0Y4-X0Y7
HP I/O Bank 39	HR I/O Bank 59	PCIe X0Y0	GTH Quad 219 X0Y0-X0Y3

X16497-012917

Figure 1-62: **XCVU440 Banks**



Figure 1-63: **XCVU440 Banks in FLGB2377 Package**



Figure 1-64: **XCVU440 Banks in FLGA2892 Package**

XCKU3P Bank Diagrams



Figure 1-65: **XCKU3P Banks**



Figure 1-66: **XCKU3P Banks in FFVA676 Package**



Figure 1-67: **XCKU3P Banks in FFVB676 Package**



Figure 1-68: **XCKU3P Banks in SFVB784 Package**



Figure 1-69: **XCKU3P Banks in FFVD900 Package**

XCKU5P Bank Diagrams



Figure 1-70: **XCKU5P Banks**



Figure 1-71: **XCKU5P Banks in FFVA676 Package**



Figure 1-72: **XCKU5P Banks in FFVB676 Package**



Figure 1-73: **XCKU5P Banks in SFVB784 Package**



Figure 1-74: **XCKU5P Banks in FFVD900 Package**

XCKU9P Bank Diagrams



Figure 1-75: **XCKU9P Banks**



Figure 1-76: **XCKU9P Banks in FFVE900 Package**

XCKU11P Bank Diagrams



Figure 1-77: **XCKU11P Banks**



Figure 1-78: **XCKU11P Banks in FFVD900 Package**



Figure 1-79: **XCKU11P Banks in FFVA1156 Package**

GTY Quad 131 X0Y16-X0Y19 M [L]	PCIE4 X0Y3	HP I/O Bank 71 R	HD I/O Bank 91 N	GTH Quad 231 X0Y28-X0Y31 H [RN]
GTY Quad 130 X0Y12-X0Y15 L [L]	CMAC X0Y1	HP I/O Bank 70 S	HD I/O Bank 90 O	GTH Quad 230 X0Y24-X0Y27 G [RN]
GTY Quad 129 X0Y8-X0Y11 K [L] (RCAL)	ILKN X0Y0	HP I/O Bank 69 T	HD I/O Bank 89 P	GTH Quad 229 X0Y20-X0Y23 F [RN]
GTY Quad 128 X0Y4-X0Y7 J [L]	PCIE4 X0Y2	HP I/O Bank 68 G	HD I/O Bank 88 Q	GTH Quad 228 X0Y16-X0Y19 E [RN]
GTY Quad 127 X0Y0-X0Y3 I [L]	CMAC X0Y0	HP I/O Bank 67 F	PCIE4 X1Y1	GTH Quad 227 X0Y12-X0Y15 D [RS]
		HP I/O Bank 66 E	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RS] (RCAL)
		HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RS]
		HP I/O Bank 64 D	PCIE4 X1Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RS]

X15597-020817

Figure 1-80: **XCKU11P Banks in FFVE1517 Package**

XCKU13P Bank Diagrams



Figure 1-81: **XCKU13P Banks**



Figure 1-82: **XCKU13P Banks in FFVE900 Package**

XCKU15P Bank Diagrams

GTY Quad 134 X0Y28-X0Y31	CMAC X0Y3	HP I/O Bank 74	HD I/O Bank 94	GTH Quad 234 X0Y40-X0Y43
GTY Quad 133 X0Y24-X0Y27	ILKN X0Y3	HP I/O Bank 73	HD I/O Bank 93	GTH Quad 233 X0Y36-X0Y39
GTY Quad 132 X0Y20-X0Y23	CMAC X0Y2	HP I/O Bank 72	ILKN X1Y2	GTH Quad 232 X0Y32-X0Y35
GTY Quad 131 X0Y16-X0Y19	PCIE4 X0Y4	HP I/O Bank 71	HD I/O Bank 91	GTH Quad 231 X0Y28-X0Y31
GTY Quad 130 X0Y12-X0Y15	CMAC X0Y1	HP I/O Bank 70	HD I/O Bank 90	GTH Quad 230 X0Y24-X0Y27
GTY Quad 129 X0Y8-X0Y11 (RCAL)	ILKN X0Y0	HP I/O Bank 69	ILKN X1Y1	GTH Quad 229 X0Y20-X0Y23
GTY Quad 128 X0Y4-X0Y7	PCIE4 X0Y2	HP I/O Bank 68	PCIE4 X1Y3	GTH Quad 228 X0Y16-X0Y19
GTY Quad 127 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 67	PCIE4 X1Y1	GTH Quad 227 X0Y12-X0Y15
		HP I/O Bank 66	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 (RCAL)
		HP I/O Bank 65	Configuration	GTH Quad 225 X0Y4-X0Y7
		HP I/O Bank 64	PCIE4 X1Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3

X15600-020817

Figure 1-83: **XCKU15P Banks**



Figure 1-84: **XCKU15P Banks in FFVA1156 Package**



Figure 1-85: **XCKU15P Banks in FFVE1517 Package**



Figure 1-86: **XCKU15P Banks in FFVA1760 Package**

GTY Quad 134 X0Y28-X0Y31	CMAC X0Y3	HP I/O Bank 74 R	HD I/O Bank 94 N	GTH Quad 234 X0Y40-X0Y43
GTY Quad 133 X0Y24-X0Y27	ILKN X0Y3	HP I/O Bank 73 S	HD I/O Bank 93 O	GTH Quad 233 X0Y36-X0Y39
GTY Quad 132 X0Y20-X0Y23 N [L]	CMAC X0Y2	HP I/O Bank 72 T	ILKN X1Y2	GTH Quad 232 X0Y32-X0Y35
GTY Quad 131 X0Y16-X0Y19 M [L]	PCIE4 X0Y4	HP I/O Bank 71 U	HD I/O Bank 91 P	GTH Quad 231 X0Y28-X0Y31 H [RN]
GTY Quad 130 X0Y12-X0Y15 L [L]	CMAC X0Y1	HP I/O Bank 70 V	HD I/O Bank 90 Q	GTH Quad 230 X0Y24-X0Y27 G [RN]
GTY Quad 129 X0Y8-X0Y11 K [L] (RCAL)	ILKN X0Y0	HP I/O Bank 69 H	ILKN X1Y1	GTH Quad 229 X0Y20-X0Y23 F [RN]
GTY Quad 128 X0Y4-X0Y7 J [L]	PCIE4 X0Y2	HP I/O Bank 68 G	PCIE4 X1Y3	GTH Quad 228 X0Y16-X0Y19 E [RN]
GTY Quad 127 X0Y0-X0Y3 I [L]	CMAC X0Y0	HP I/O Bank 67 F	PCIE4 X1Y1	GTH Quad 227 X0Y12-X0Y15 D [RS]
		HP I/O Bank 66 E	SYSMON Configuration	GTH Quad 226 X0Y8-X0Y11 C [RS] (RCAL)
		HP I/O Bank 65 C	Configuration	GTH Quad 225 X0Y4-X0Y7 B [RS]
		HP I/O Bank 64 D	PCIE4 X1Y0 (tandem)	GTH Quad 224 X0Y0-X0Y3 A [RS]

X15603-020817

Figure 1-87: **XCKU15P Banks in FFVE1760 Package**

XCVU3P Bank Diagrams



Figure 1-88: **XCVU3P Banks**



Figure 1-89: **XCVU3P Banks in FFVC1517 Package**

XCVU5P Bank Diagrams

Figure 1-90: **XCVU5P Banks**

GTY Quad 133 X0Y36-X0Y39	CMAC X0Y5	HP I/O Bank 53 M	HP I/O Bank 73 Q	ILKN X1Y5	GTY Quad 233 X1Y36-X1Y39 G [RN]
GTY Quad 132 X0Y32-X0Y35 M [LN]	PCIE4 X0Y3	HP I/O Bank 52 L	HP I/O Bank 72 P	ILKN X1Y4	GTY Quad 232 X1Y32-X1Y35 F [RN]
GTY Quad 131 X0Y28-X0Y31 L [LN] (RCAL)	CMAC X0Y4	HP I/O Bank 51 K	HP I/O Bank 71 O	SYSMON Configuration	GTY Quad 231 X1Y28-X1Y31 E [RN] (RCAL)
GTY Quad 130 X0Y24-X0Y27 K [LN]	ILKN X0Y3	HP I/O Bank 50 J	HP I/O Bank 70 N	Configuration	GTY Quad 230 X1Y24-X1Y27
GTY Quad 129 X0Y20-X0Y23	CMAC X0Y3	HP I/O Bank 49	HP I/O Bank 69	PCIE4 X1Y2	GTY Quad 229 X1Y20-X1Y23
SLR Crossing					
GTY Quad 128 X0Y16-X0Y19	CMAC X0Y2	HP I/O Bank 48	HP I/O Bank 68	ILKN X1Y2	GTY Quad 228 X1Y16-X1Y19
GTY Quad 127 X0Y12-X0Y15 J [LS]	PCIE4 X0Y1	HP I/O Bank 47 I	HP I/O Bank 67 E	ILKN X1Y1	GTY Quad 227 X1Y12-X1Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 I [LS] (RCAL)	CMAC X0Y1	HP I/O Bank 46 H	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y8-X1Y11 C [RS] (RCAL)
GTY Quad 125 X0Y4-X0Y7 H [LS]	ILKN X0Y0	HP I/O Bank 45 G	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y4-X1Y7 B [RS]
GTY Quad 124 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 44 F	HP I/O Bank 64 B	PCIE4 X1Y0 (tandem)	GTY Quad 224 X1Y0-X1Y3 A [RS]

X18709-020817

Figure 1-91: **XCVU5P Banks in FLVA2104 Package**

GTY Quad 133 X0Y36-X0Y39 S [LN]	CMAC X0Y5	HP I/O Bank 53	HP I/O Bank 73	ILKN X1Y5	GTY Quad 233 X1Y36-X1Y39 J [RN]
GTY Quad 132 X0Y32-X0Y35 R [LN]	PCIE4 X0Y3	HP I/O Bank 52 L	HP I/O Bank 72 O	ILKN X1Y4	GTY Quad 232 X1Y32-X1Y35 I [RN]
GTY Quad 131 X0Y28-X0Y31 Q [LN] (RCAL)	CMAC X0Y4	HP I/O Bank 51 K	HP I/O Bank 71 N	SYSMON Configuration	GTY Quad 231 X1Y28-X1Y31 H [RN] (RCAL)
GTY Quad 130 X0Y24-X0Y27 P [LN]	ILKN X0Y3	HP I/O Bank 50 J	HP I/O Bank 70 M	Configuration	GTY Quad 230 X1Y24-X1Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 O [LN]	CMAC X0Y3	HP I/O Bank 49	HP I/O Bank 69	PCIE4 X1Y2	GTY Quad 229 X1Y20-X1Y23 F [RN]
SLR Crossing					
GTY Quad 128 X0Y16-X0Y19 N [LS]	CMAC X0Y2	HP I/O Bank 48	HP I/O Bank 68 F (Partial)	ILKN X1Y2	GTY Quad 228 X1Y16-X1Y19 E [RS]
GTY Quad 127 X0Y12-X0Y15 M [LS]	PCIE4 X0Y1	HP I/O Bank 47	HP I/O Bank 67 E	ILKN X1Y1	GTY Quad 227 X1Y12-X1Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 L [LS] (RCAL)	CMAC X0Y1	HP I/O Bank 46 I	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y8-X1Y11 C [RS] (RCAL)
GTY Quad 125 X0Y4-X0Y7 K [LS]	ILKN X0Y0	HP I/O Bank 45 H	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y4-X1Y7 B [RS]
GTY Quad 124 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 44 G	HP I/O Bank 64 B	PCIE4 X1Y0 (tandem)	GTY Quad 224 X1Y0-X1Y3 A [RS]

X16504-020817

Figure 1-92: **XCVU5P Banks in FLVB2104 Package**

GTY Quad 133 X0Y36-X0Y39 W [LN]	CMAC X0Y5	HP I/O Bank 53	HP I/O Bank 73	ILKN X1Y5	GTY Quad 233 X1Y36-X1Y39 J [RN]
GTY Quad 132 X0Y32-X0Y35 V [LN]	PCIE4 X0Y3	HP I/O Bank 52	HP I/O Bank 72 I	ILKN X1Y4	GTY Quad 232 X1Y32-X1Y35 I [RN]
GTY Quad 131 X0Y28-X0Y31 U [LN] (RCAL)	CMAC X0Y4	HP I/O Bank 51	HP I/O Bank 71 H	SYSMON Configuration	GTY Quad 231 X1Y28-X1Y31 H [RN] (RCAL)
GTY Quad 130 X0Y24-X0Y27 T [LN]	ILKN X0Y3	HP I/O Bank 50	HP I/O Bank 70 G	Configuration	GTY Quad 230 X1Y24-X1Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 S [LN]	CMAC X0Y3	HP I/O Bank 49	HP I/O Bank 69	PCIE4 X1Y2	GTY Quad 229 X1Y20-X1Y23 F [RN]
SLR Crossing					
GTY Quad 128 X0Y16-X0Y19 R [LC]	CMAC X0Y2	HP I/O Bank 48	HP I/O Bank 68 F	ILKN X1Y2	GTY Quad 228 X1Y16-X1Y19 E [RC]
GTY Quad 127 X0Y12-X0Y15 Q [LC]	PCIE4 X0Y1	HP I/O Bank 47	HP I/O Bank 67 E	ILKN X1Y1	GTY Quad 227 X1Y12-X1Y15 D [RC]
GTY Quad 126 X0Y8-X0Y11 P [LC] (RCAL)	CMAC X0Y1	HP I/O Bank 46	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y8-X1Y11 C [RC] (RCAL)
GTY Quad 125 X0Y4-X0Y7 O [LC]	ILKN X0Y0	HP I/O Bank 45	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y4-X1Y7 B [RC]
GTY Quad 124 X0Y0-X0Y3 N [LC]	CMAC X0Y0	HP I/O Bank 44	HP I/O Bank 64 B	PCIE4 X1Y0 (tandem)	GTY Quad 224 X1Y0-X1Y3 A [RC]

X16505-020817

Figure 1-93: **XCVU5P Banks in FLVC2104 Package**

XCVU7P Bank Diagrams



Figure 1-94: **XCVU7P Banks**

GTY Quad 133 X0Y36-X0Y39	CMAC X0Y5	HP I/O Bank 53 M	HP I/O Bank 73 Q	ILKN X1Y5	GTY Quad 233 X1Y36-X1Y39 G [RN]
GTY Quad 132 X0Y32-X0Y35 M [LN]	PCIE4 X0Y3	HP I/O Bank 52 L	HP I/O Bank 72 P	ILKN X1Y4	GTY Quad 232 X1Y32-X1Y35 F [RN]
GTY Quad 131 X0Y28-X0Y31 L [LN] (RCAL)	CMAC X0Y4	HP I/O Bank 51 K	HP I/O Bank 71 O	SYSMON Configuration	GTY Quad 231 X1Y28-X1Y31 E [RN] (RCAL)
GTY Quad 130 X0Y24-X0Y27 K [LN]	ILKN X0Y3	HP I/O Bank 50 J	HP I/O Bank 70 N	Configuration	GTY Quad 230 X1Y24-X1Y27
GTY Quad 129 X0Y20-X0Y23	CMAC X0Y3	HP I/O Bank 49	HP I/O Bank 69	PCIE4 X1Y2	GTY Quad 229 X1Y20-X1Y23
SLR Crossing					
GTY Quad 128 X0Y16-X0Y19	CMAC X0Y2	HP I/O Bank 48	HP I/O Bank 68	ILKN X1Y2	GTY Quad 228 X1Y16-X1Y19
GTY Quad 127 X0Y12-X0Y15 J [LS]	PCIE4 X0Y1	HP I/O Bank 47 I	HP I/O Bank 67 E	ILKN X1Y1	GTY Quad 227 X1Y12-X1Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 I [LS] (RCAL)	CMAC X0Y1	HP I/O Bank 46 H	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y8-X1Y11 C [RS] (RCAL)
GTY Quad 125 X0Y4-X0Y7 H [LS]	ILKN X0Y0	HP I/O Bank 45 G	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y4-X1Y7 B [RS]
GTY Quad 124 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 44 F	HP I/O Bank 64 B	PCIE4 X1Y0 (tandem)	GTY Quad 224 X1Y0-X1Y3 A [RS]

X15608-020817

Figure 1-95: **XCVU7P Banks in FLVA2104 Package**

GTY Quad 133 X0Y36-X0Y39 S [LN]	CMAC X0Y5	HP I/O Bank 53	HP I/O Bank 73	ILKN X1Y5	GTY Quad 233 X1Y36-X1Y39 J [RN]
GTY Quad 132 X0Y32-X0Y35 R [LN]	PCIE4 X0Y3	HP I/O Bank 52 L	HP I/O Bank 72 O	ILKN X1Y4	GTY Quad 232 X1Y32-X1Y35 I [RN]
GTY Quad 131 X0Y28-X0Y31 Q [LN] (RCAL)	CMAC X0Y4	HP I/O Bank 51 K	HP I/O Bank 71 N	SYSMON Configuration	GTY Quad 231 X1Y28-X1Y31 H [RN] (RCAL)
GTY Quad 130 X0Y24-X0Y27 P [LN]	ILKN X0Y3	HP I/O Bank 50 J	HP I/O Bank 70 M	Configuration	GTY Quad 230 X1Y24-X1Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 O [LN]	CMAC X0Y3	HP I/O Bank 49	HP I/O Bank 69	PCIE4 X1Y2	GTY Quad 229 X1Y20-X1Y23 F [RN]
SLR Crossing					
GTY Quad 128 X0Y16-X0Y19 N [LS]	CMAC X0Y2	HP I/O Bank 48	HP I/O Bank 68 F (Partial)	ILKN X1Y2	GTY Quad 228 X1Y16-X1Y19 E [RS]
GTY Quad 127 X0Y12-X0Y15 M [LS]	PCIE4 X0Y1	HP I/O Bank 47	HP I/O Bank 67 E	ILKN X1Y1	GTY Quad 227 X1Y12-X1Y15 D [RS]
GTY Quad 126 X0Y08-X0Y11 L [LS] (RCAL)	CMAC X0Y1	HP I/O Bank 46 I	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y8-X1Y11 C [RS] (RCAL)
GTY Quad 125 X0Y4-X0Y7 K [LS]	ILKN X0Y0	HP I/O Bank 45 H	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y4-X1Y7 B [RS]
GTY Quad 124 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 44 G	HP I/O Bank 64 B	PCIE4 X1Y0 (tandem)	GTY Quad 224 X1Y0-X1Y3 A [RS]

X15609-020817

Figure 1-96: **XCVU7P Banks in FLVB2104 Package**

GTY Quad 133 X0Y36-X0Y39 W [LN]	CMAC X0Y5	HP I/O Bank 53	HP I/O Bank 73	ILKN X1Y5	GTY Quad 233 X1Y36-X1Y39 J [RN]
GTY Quad 132 X0Y32-X0Y35 V [LN]	PCIE4 X0Y3	HP I/O Bank 52	HP I/O Bank 72 I	ILKN X1Y4	GTY Quad 232 X1Y32-X1Y35 I [RN]
GTY Quad 131 X0Y28-X0Y31 U [LN] (RCAL)	CMAC X0Y4	HP I/O Bank 51	HP I/O Bank 71 H	SYSMON Configuration	GTY Quad 231 X1Y28-X1Y31 H [RN] (RCAL)
GTY Quad 130 X0Y24-X0Y27 T [LN]	ILKN X0Y3	HP I/O Bank 50	HP I/O Bank 70 G	Configuration	GTY Quad 230 X1Y24-X1Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 S [LN]	CMAC X0Y3	HP I/O Bank 49	HP I/O Bank 69	PCIE4 X1Y2	GTY Quad 229 X1Y20-X1Y23 F [RN]
SLR Crossing					
GTY Quad 128 X0Y16-X0Y19 R [LC]	CMAC X0Y2	HP I/O Bank 48	HP I/O Bank 68 F	ILKN X1Y2	GTY Quad 228 X1Y16-X1Y19 E [RC]
GTY Quad 127 X0Y12-X0Y15 Q [LC]	PCIE4 X0Y1	HP I/O Bank 47	HP I/O Bank 67 E	ILKN X1Y1	GTY Quad 227 X1Y12-X1Y15 D [RC]
GTY Quad 126 X0Y8-X0Y11 P [LC] (RCAL)	CMAC X0Y1	HP I/O Bank 46	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y8-X1Y11 C [RC] (RCAL)
GTY Quad 125 X0Y4-X0Y7 O [LC]	ILKN X0Y0	HP I/O Bank 45	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y4-X1Y7 B [RC]
GTY Quad 124 X0Y0-X0Y3 N [LC]	CMAC X0Y0	HP I/O Bank 44	HP I/O Bank 64 B	PCIE4 X1Y0 (tandem)	GTY Quad 224 X1Y0-X1Y3 A [RC]

X15610-020817

Figure 1-97: **XCVU7P Banks in FLVC2104 Package**

XCVU9P Bank Diagrams

GTY Quad 133 X0Y56-X0Y59	CMAC X0Y8	HP I/O Bank 53	HP I/O Bank 73	ILKN X1Y8	GTY Quad 233 X1Y56-X1Y59
GTY Quad 132 X0Y52-X0Y55	PCIE4 X0Y5	HP I/O Bank 52	HP I/O Bank 72	ILKN X1Y7	GTY Quad 232 X1Y52-X1Y55
GTY Quad 131 X0Y48-X0Y51 (RCAL)	CMAC X0Y7	HP I/O Bank 51	HP I/O Bank 71	SYSMON Configuration	GTY Quad 231 X1Y48-X1Y51 (RCAL)
GTY Quad 130 X0Y44-X0Y47	ILKN X0Y6	HP I/O Bank 50	HP I/O Bank 70	Configuration	GTY Quad 230 X1Y44-X1Y47
GTY Quad 129 X0Y40-X0Y43	CMAC X0Y6	HP I/O Bank 49	HP I/O Bank 69	PCIE4 X1Y4	GTY Quad 229 X1Y40-X1Y43
SLR Crossing					
GTY Quad 128 X0Y36-X0Y39	CMAC X0Y5	HP I/O Bank 48	HP I/O Bank 68	ILKN X1Y5	GTY Quad 228 X1Y36-X1Y39
GTY Quad 127 X0Y32-X0Y35	PCIE4 X0Y3	HP I/O Bank 47	HP I/O Bank 67	ILKN X1Y4	GTY Quad 227 X1Y32-X1Y35
GTY Quad 126 X0Y28-X0Y31 (RCAL)	CMAC X0Y4	HP I/O Bank 46	HP I/O Bank 66	SYSMON Configuration	GTY Quad 226 X1Y28-X1Y31 (RCAL)
GTY Quad 125 X0Y24-X0Y27	ILKN X0Y3	HP I/O Bank 45	HP I/O Bank 65	Configuration	GTY Quad 225 X1Y24-X1Y27
GTY Quad 124 X0Y20-X0Y23	CMAC X0Y3	HP I/O Bank 44	HP I/O Bank 64	PCIE4 X1Y2 (tandem)	GTY Quad 224 X1Y20-X1Y23
SLR Crossing					
GTY Quad 123 X0Y16-X0Y19	CMAC X0Y2	HP I/O Bank 43	HP I/O Bank 63	ILKN X1Y2	GTY Quad 223 X1Y16-X1Y19
GTY Quad 122 X0Y12-X0Y15	PCIE4 X0Y1	HP I/O Bank 42	HP I/O Bank 62	ILKN X1Y1	GTY Quad 222 X1Y12-X1Y15
GTY Quad 121 X0Y8-X0Y11 (RCAL)	CMAC X0Y1	HP I/O Bank 41	HP I/O Bank 61	SYSMON Configuration	GTY Quad 221 X1Y8-X1Y11 (RCAL)
GTY Quad 120 X0Y4-X0Y7	ILKN X0Y0	HP I/O Bank 40	HP I/O Bank 60	Configuration	GTY Quad 220 X1Y4-X1Y7
GTY Quad 119 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 39	HP I/O Bank 59	PCIE4 X1Y0	GTY Quad 219 X1Y0-X1Y3

X15611-020817

Figure 1-98: **XCVU9P Banks**

GTY Quad 133 X0Y56-X0Y59	CMAC X0Y8	HP I/O Bank 53	HP I/O Bank 73 Q	ILKN X1Y8	GTY Quad 233 X1Y56-X1Y59 G [RN]
GTY Quad 132 X0Y52-X0Y55	PCIE4 X0Y5	HP I/O Bank 52	HP I/O Bank 72 P	ILKN X1Y7	GTY Quad 232 X1Y52-X1Y55 F [RN]
GTY Quad 131 X0Y48-X0Y51 (RCAL)	CMAC X0Y7	HP I/O Bank 51	HP I/O Bank 71 O	SYSMON Configuration	GTY Quad 231 X1Y48-X1Y51 E [RN] (RCAL)
GTY Quad 130 X0Y44-X0Y47	ILKN X0Y6	HP I/O Bank 50	HP I/O Bank 70 N	Configuration	GTY Quad 230 X1Y44-X1Y47
GTY Quad 129 X0Y40-X0Y43	CMAC X0Y6	HP I/O Bank 49	HP I/O Bank 69	PCIE4 X1Y4	GTY Quad 229 X1Y40-X1Y43
SLR Crossing					
GTY Quad 128 X0Y36-X0Y39	CMAC X0Y5	HP I/O Bank 48 M	HP I/O Bank 68	ILKN X1Y5	GTY Quad 228 X1Y36-X1Y39
GTY Quad 127 X0Y32-X0Y35 M [LN]	PCIE4 X0Y3	HP I/O Bank 47 L	HP I/O Bank 67 E	ILKN X1Y4	GTY Quad 227 X1Y32-X1Y35 D [RS]
GTY Quad 126 X0Y28-X0Y31 L [LN] (RCAL)	CMAC X0Y4	HP I/O Bank 46 K	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y28-X1Y31 C [RS] (RCAL)
GTY Quad 125 X0Y24-X0Y27 K [LN]	ILKN X0Y3	HP I/O Bank 45 J	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y24-X1Y27 B [RS]
GTY Quad 124 X0Y20-X0Y23	CMAC X0Y3	HP I/O Bank 44	HP I/O Bank 64 B	PCIE4 X1Y2 (tandem)	GTY Quad 224 X1Y20-X1Y23 A [RS]
SLR Crossing					
GTY Quad 123 X0Y16-X0Y19	CMAC X0Y2	HP I/O Bank 43 I	HP I/O Bank 63	ILKN X1Y2	GTY Quad 223 X1Y16-X1Y19
GTY Quad 122 X0Y12-X0Y15 J [LS]	PCIE4 X0Y1	HP I/O Bank 42 H	HP I/O Bank 62	ILKN X1Y1	GTY Quad 222 X1Y12-X1Y15
GTY Quad 121 X0Y8-X0Y11 I [LS] (RCAL)	CMAC X0Y1	HP I/O Bank 41 G	HP I/O Bank 61	SYSMON Configuration	GTY Quad 221 X1Y8-X1Y11 (RCAL)
GTY Quad 120 X0Y4-X0Y7 H [LS]	ILKN X0Y0	HP I/O Bank 40 F	HP I/O Bank 60	Configuration	GTY Quad 220 X1Y4-X1Y7
GTY Quad 119 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 39	HP I/O Bank 59	PCIE4 X1Y0	GTY Quad 219 X1Y0-X1Y3

X15612-020817

Figure 1-99: **XCVU9P Banks in FLGA2104 Package**

GTY Quad 133 X0Y56-X0Y59	CMAC X0Y8	HP I/O Bank 53	HP I/O Bank 73	ILKN X1Y8	GTY Quad 233 X1Y56-X1Y59 J [RN]
GTY Quad 132 X0Y52-X0Y55	PCIE4 X0Y5	HP I/O Bank 52	HP I/O Bank 72 O	ILKN X1Y7	GTY Quad 232 X1Y52-X1Y55 I [RN]
GTY Quad 131 X0Y48-X0Y51 (RCAL)	CMAC X0Y7	HP I/O Bank 51	HP I/O Bank 71 N	SYSMON Configuration	GTY Quad 231 X1Y48-X1Y51 H [RN] (RCAL)
GTY Quad 130 X0Y44-X0Y47	ILKN X0Y6	HP I/O Bank 50	HP I/O Bank 70 M	Configuration	GTY Quad 230 X1Y44-X1Y47 G [RN]
GTY Quad 129 X0Y40-X0Y43	CMAC X0Y6	HP I/O Bank 49	HP I/O Bank 69	PCIE4 X1Y4	GTY Quad 229 X1Y40-X1Y43 F [RN]
SLR Crossing					
GTY Quad 128 X0Y36-X0Y39 S [LN]	CMAC X0Y5	HP I/O Bank 48 L	HP I/O Bank 68 F (Partial)	ILKN X1Y5	GTY Quad 228 X1Y36-X1Y39 E [RS]
GTY Quad 127 X0Y32-X0Y35 R [LN]	PCIE4 X0Y3	HP I/O Bank 47 K	HP I/O Bank 67 E	ILKN X1Y4	GTY Quad 227 X1Y32-X1Y35 D [RS]
GTY Quad 126 X0Y28-X0Y31 Q [LN] (RCAL)	CMAC X0Y4	HP I/O Bank 46 J	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y28-X1Y31 C [RS] (RCAL)
GTY Quad 125 X0Y24-X0Y27 P [LN]	ILKN X0Y3	HP I/O Bank 45	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y24-X1Y27 B [RS]
GTY Quad 124 X0Y20-X0Y23 O [LN]	CMAC X0Y3	HP I/O Bank 44	HP I/O Bank 64 B	PCIE4 X1Y2 (tandem)	GTY Quad 224 X1Y20-X1Y23 A [RS]
SLR Crossing					
GTY Quad 123 X0Y16-X0Y19 N [LS]	CMAC X0Y2	HP I/O Bank 43	HP I/O Bank 63	ILKN X1Y2	GTY Quad 223 X1Y16-X1Y19
GTY Quad 122 X0Y12-X0Y15 M [LS]	PCIE4 X0Y1	HP I/O Bank 42 I	HP I/O Bank 62	ILKN X1Y1	GTY Quad 222 X1Y12-X1Y15
GTY Quad 121 X0Y8-X0Y11 L [LS] (RCAL)	CMAC X0Y1	HP I/O Bank 41 H	HP I/O Bank 61	SYSMON Configuration	GTY Quad 221 X1Y8-X1Y11 (RCAL)
GTY Quad 120 X0Y4-X0Y7 K [LS]	ILKN X0Y0	HP I/O Bank 40 G	HP I/O Bank 60	Configuration	GTY Quad 220 X1Y4-X1Y7
GTY Quad 119 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 39	HP I/O Bank 59	PCIE4 X1Y0	GTY Quad 219 X1Y0-X1Y3

X15613-020817

Figure 1-100: **XCVU9P Banks in FLGB2104 Package**

GTY Quad 133 X0Y56-X0Y59 W [LN]	CMAC X0Y8	HP I/O Bank 53	HP I/O Bank 73	ILKN X1Y8	GTY Quad 233 X1Y56-X1Y59 J [RN]
GTY Quad 132 X0Y52-X0Y55 V [LN]	PCIE4 X0Y5	HP I/O Bank 52	HP I/O Bank 72 I	ILKN X1Y7	GTY Quad 232 X1Y52-X1Y55 I [RN]
GTY Quad 131 X0Y48-X0Y51 U [LN] (RCAL)	CMAC X0Y7	HP I/O Bank 51	HP I/O Bank 71 H	SYSMON Configuration	GTY Quad 231 X1Y48-X1Y51 H [RN] (RCAL)
GTY Quad 130 X0Y44-X0Y47 T [LN]	ILKN X0Y6	HP I/O Bank 50	HP I/O Bank 70 G	Configuration	GTY Quad 230 X1Y44-X1Y47 G [RN]
GTY Quad 129 X0Y40-X0Y43 S [LN]	CMAC X0Y6	HP I/O Bank 49	HP I/O Bank 69	PCIE4 X1Y4	GTY Quad 229 X1Y40-X1Y43 F [RN]
SLR Crossing					
GTY Quad 128 X0Y36-X0Y39 R [LC]	CMAC X0Y5	HP I/O Bank 48	HP I/O Bank 68 F	ILKN X1Y5	GTY Quad 228 X1Y36-X1Y39 E [RC]
GTY Quad 127 X0Y32-X0Y35 Q [LC]	PCIE4 X0Y3	HP I/O Bank 47	HP I/O Bank 67 E	ILKN X1Y4	GTY Quad 227 X1Y32-X1Y35 D [RC]
GTY Quad 126 X0Y28-X0Y31 P [LC] (RCAL)	CMAC X0Y4	HP I/O Bank 46	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y28-X1Y31 C [RC] (RCAL)
GTY Quad 125 X0Y24-X0Y27 O [LC]	ILKN X0Y3	HP I/O Bank 45	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y24-X1Y27 B [RC]
GTY Quad 124 X0Y20-X0Y23 N [LC]	CMAC X0Y3	HP I/O Bank 44	HP I/O Bank 64 B	PCIE4 X1Y2 (tandem)	GTY Quad 224 X1Y20-X1Y23 A [RC]
SLR Crossing					
GTY Quad 123 X0Y16-X0Y19	CMAC X0Y2	HP I/O Bank 43	HP I/O Bank 63	ILKN X1Y2	GTY Quad 223 X1Y16-X1Y19
GTY Quad 122 X0Y12-X0Y15 Z [LS]	PCIE4 X0Y1	HP I/O Bank 42	HP I/O Bank 62	ILKN X1Y1	GTY Quad 222 X1Y12-X1Y15 M [RS]
GTY Quad 121 X0Y8-X0Y11 Y [LS] (RCAL)	CMAC X0Y1	HP I/O Bank 41	HP I/O Bank 61	SYSMON Configuration	GTY Quad 221 X1Y8-X1Y11 L [RS] (RCAL)
GTY Quad 120 X0Y4-X0Y7 X [LS]	ILKN X0Y0	HP I/O Bank 40	HP I/O Bank 60	Configuration	GTY Quad 220 X1Y4-X1Y7 K [RS]
GTY Quad 119 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 39	HP I/O Bank 59	PCIE4 X1Y0	GTY Quad 219 X1Y0-X1Y3

X15614-020817

Figure 1-101: **XCVU9P Banks in FLGC2104 Package**

GTY Quad 133 X0Y56-X0Y59	CMAC X0Y8	HP I/O Bank 53	HP I/O Bank 73	ILKN X1Y8	GTY Quad 233 X1Y56-X1Y59 J [RN]
GTY Quad 132 X0Y52-X0Y55	PCIE4 X0Y5	HP I/O Bank 52	HP I/O Bank 72 O	ILKN X1Y7	GTY Quad 232 X1Y52-X1Y55 I [RN]
GTY Quad 131 X0Y48-X0Y51 S [LN] (RCAL)	CMAC X0Y7	HP I/O Bank 51	HP I/O Bank 71 N	SYSMON Configuration	GTY Quad 231 X1Y48-X1Y51 H [RN] (RCAL)
GTY Quad 130 X0Y44-X0Y47	ILKN X0Y6	HP I/O Bank 50	HP I/O Bank 70 M	Configuration	GTY Quad 230 X1Y44-X1Y47 G [RN]
GTY Quad 129 X0Y40-X0Y43	CMAC X0Y6	HP I/O Bank 49	HP I/O Bank 69	PCIE4 X1Y4	GTY Quad 229 X1Y40-X1Y43 F [RN]
SLR Crossing					
GTY Quad 128 X0Y36-X0Y39	CMAC X0Y5	HP I/O Bank 48 L	HP I/O Bank 68	ILKN X1Y5	GTY Quad 228 X1Y36-X1Y39 E [RS]
GTY Quad 127 X0Y32-X0Y35 R [LN]	PCIE4 X0Y3	HP I/O Bank 47 K	HP I/O Bank 67 E	ILKN X1Y4	GTY Quad 227 X1Y32-X1Y35 D [RS]
GTY Quad 126 X0Y28-X0Y31 Q [LN] (RCAL)	CMAC X0Y4	HP I/O Bank 46 J	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y28-X1Y31 C [RS] (RCAL)
GTY Quad 125 X0Y24-X0Y27 P [LN]	ILKN X0Y3	HP I/O Bank 45	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y24-X1Y27 B [RS]
GTY Quad 124 X0Y20-X0Y23 O [LN]	CMAC X0Y3	HP I/O Bank 44	HP I/O Bank 64 B	PCIE4 X1Y2 (tandem)	GTY Quad 224 X1Y20-X1Y23 A [RS]
SLR Crossing					
GTY Quad 123 X0Y16-X0Y19 N [LS]	CMAC X0Y2	HP I/O Bank 43	HP I/O Bank 63	ILKN X1Y2	GTY Quad 223 X1Y16-X1Y19
GTY Quad 122 X0Y12-X0Y15 M [LS]	PCIE4 X0Y1	HP I/O Bank 42 H	HP I/O Bank 62	ILKN X1Y1	GTY Quad 222 X1Y12-X1Y15
GTY Quad 121 X0Y8-X0Y11 L [LS](RCAL)	CMAC X0Y1	HP I/O Bank 41 G	HP I/O Bank 61	SYSMON Configuration	GTY Quad 221 X1Y8-X1Y11
GTY Quad 120 X0Y4-X0Y7 K [LS]	ILKN X0Y0	HP I/O Bank 40 F	HP I/O Bank 60	Configuration	GTY Quad 220 X1Y4-X1Y7
GTY Quad 119 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 39	HP I/O Bank 59	PCIE4 X1Y0	GTY Quad 219 X1Y0-X1Y3

X18713-020817

Figure 1-102: **XCVU9P Banks in FSGD2104 Package**

GTY Quad 133 X0Y56-X0Y59 Z [LN]	CMAC X0Y8	HP I/O Bank 53	HP I/O Bank 73	ILKN X1Y8	GTY Quad 233 X1Y56-X1Y59 J [RN]
GTY Quad 132 X0Y52-X0Y55 Y [LN]	PCIE4 X0Y5	HP I/O Bank 52	HP I/O Bank 72 K	ILKN X1Y7	GTY Quad 232 X1Y52-X1Y55 I [RN]
GTY Quad 131 X0Y48-X0Y51 X [LN] (RCAL)	CMAC X0Y7	HP I/O Bank 51	HP I/O Bank 71 J	SYSMON Configuration	GTY Quad 231 X1Y48-X1Y51 H [RN] (RCAL)
GTY Quad 130 X0Y44-X0Y47 W [LUC]	ILKN X0Y6	HP I/O Bank 50	HP I/O Bank 70 I	Configuration	GTY Quad 230 X1Y44-X1Y47 G [RUC]
GTY Quad 129 X0Y40-X0Y43 V [LUC]	CMAC X0Y6	HP I/O Bank 49	HP I/O Bank 69	PCIE4 X1Y4	GTY Quad 229 X1Y40-X1Y43 F [RUC]
SLR Crossing					
GTY Quad 128 X0Y36-X0Y39 U [LUC]	CMAC X0Y5	HP I/O Bank 48	HP I/O Bank 68 H (Partial)	ILKN X1Y5	GTY Quad 228 X1Y36-X1Y39 E [RUC]
GTY Quad 127 X0Y32-X0Y35 T [LUC]	PCIE4 X0Y3	HP I/O Bank 47	HP I/O Bank 67 G	ILKN X1Y4	GTY Quad 227 X1Y32-X1Y35 D [RUC]
GTY Quad 126 X0Y28-X0Y31 S [LLC] (RCAL)	CMAC X0Y4	HP I/O Bank 46	HP I/O Bank 66 B (Partial)	SYSMON Configuration	GTY Quad 226 X1Y28-X1Y31 C [RLC] (RCAL)
GTY Quad 125 X0Y24-X0Y27 R [LLC]	ILKN X0Y3	HP I/O Bank 45	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y24-X1Y27 B [RLC]
GTY Quad 124 X0Y20-X0Y23 Q [LLC]	CMAC X0Y3	HP I/O Bank 44	HP I/O Bank 64	PCIE4 X1Y2 (tandem)	GTY Quad 224 X1Y20-X1Y23 A [RLC]
SLR Crossing					
GTY Quad 123 X0Y16-X0Y19 AF [LLC]	CMAC X0Y2	HP I/O Bank 43	HP I/O Bank 63 F	ILKN X1Y2	GTY Quad 223 X1Y16-X1Y19 P [RLC]
GTY Quad 122 X0Y12-X0Y15 AE [LS]	PCIE4 X0Y1	HP I/O Bank 42	HP I/O Bank 62 E	ILKN X1Y1	GTY Quad 222 X1Y12-X1Y15 O [RS]
GTY Quad 121 X0Y8-X0Y11 AD [LS] (RCAL)	CMAC X0Y1	HP I/O Bank 41	HP I/O Bank 61 D	SYSMON Configuration	GTY Quad 221 X1Y8-X1Y11 N [RS] (RCAL)
GTY Quad 120 X0Y4-X0Y7 AC [LS]	ILKN X0Y0	HP I/O Bank 40	HP I/O Bank 60	Configuration	GTY Quad 220 X1Y4-X1Y7 M [RS]
GTY Quad 119 X0Y0-X0Y3 AB [LS]	CMAC X0Y0	HP I/O Bank 39	HP I/O Bank 59	PCIE4 X1Y0	GTY Quad 219 X1Y0-X1Y3 L [RS]

X15615-020817

Figure 1-103: **XCVU9P Banks in FLGA2577 Package**

XCVU11P Bank Diagrams

GTY Quad 135 X0Y44-X0Y47	CMAC X0Y8	HP I/O Bank 75	ILKN X1Y5	GTY Quad 235 X1Y44-X1Y47
GTY Quad 134 X0Y40-X0Y43	CMAC X0Y7	HP I/O Bank 74	SYSMON Configuration	GTY Quad 234 X1Y40-X1Y43
GTY Quad 133 X0Y36-X0Y39 (RCAL)	ILKN X0Y4	HP I/O Bank 73	Configuration	GTY Quad 233 X1Y36-X1Y39 (RCAL)
GTY Quad 132 X0Y32-X0Y35	CMAC X0Y6	HP I/O Bank 72	PCIE4 X0Y2	GTY Quad 232 X1Y32-X1Y35
SLR Crossing				
GTY Quad 131 X0Y28-X0Y31	CMAC X0Y5	HP I/O Bank 71	ILKN X1Y3	GTY Quad 231 X1Y28-X1Y31
GTY Quad 130 X0Y24-X0Y27	CMAC X0Y4	HP I/O Bank 70	SYSMON Configuration	GTY Quad 230 X1Y24-X1Y27
GTY Quad 129 X0Y20-X0Y23 (RCAL)	ILKN X0Y2	HP I/O Bank 69	Configuration	GTY Quad 229 X1Y20-X1Y23 (RCAL)
GTY Quad 128 X0Y16-X0Y19	CMAC X0Y3	HP I/O Bank 68	PCIE4 X0Y1	GTY Quad 228 X1Y16-X1Y19
SLR Crossing				
GTY Quad 127 X0Y12-X0Y15	CMAC X0Y2	HP I/O Bank 67	ILKN X1Y1	GTY Quad 227 X1Y12-X1Y15
GTY Quad 126 X0Y8-X0Y11	CMAC X0Y1	HP I/O Bank 66	SYSMON Configuration	GTY Quad 226 X1Y8-X1Y11
GTY Quad 125 X0Y4-X0Y7 (RCAL)	ILKN X0Y0	HP I/O Bank 65	Configuration	GTY Quad 225 X1Y4-X1Y7 (RCAL)
GTY Quad 124 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 64	PCIE4 X0Y0 (tandem)	GTY Quad 224 X1Y0-X1Y3

X15616-020817

Figure 1-104: **XCVU11P Banks**

GTY Quad 135 X0Y44-X0Y47	CMAC X0Y8	HP I/O Bank 75 P	ILKN X1Y5	GTY Quad 235 X1Y44-X1Y47
GTY Quad 134 X0Y40-X0Y43	CMAC X0Y7	HP I/O Bank 74 O	SYSMON Configuration	GTY Quad 234 X1Y40-X1Y43
GTY Quad 133 X0Y36-X0Y39 (RCAL)	ILKN X0Y4	HP I/O Bank 73 N	Configuration	GTY Quad 233 X1Y36-X1Y39 J [RN] (RCAL)
GTY Quad 132 X0Y32-X0Y35	CMAC X0Y6	HP I/O Bank 72 M	PCIE4 X0Y2	GTY Quad 232 X1Y32-X1Y35 I [RN]
SLR Crossing				
GTY Quad 131 X0Y28-X0Y31 P [LN]	CMAC X0Y5	HP I/O Bank 71 L	ILKN X1Y3	GTY Quad 231 X1Y28-X1Y31 H [RN]
GTY Quad 130 X0Y24-X0Y27 Q [LN]	CMAC X0Y4	HP I/O Bank 70 K	SYSMON Configuration	GTY Quad 230 X1Y24-X1Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 N [LN] (RCAL)	ILKN X0Y2	HP I/O Bank 69 J	Configuration	GTY Quad 229 X1Y20-X1Y23 F [RN] (RCAL)
GTY Quad 128 X0Y16-X0Y19	CMAC X0Y3	HP I/O Bank 68 F	PCIE4 X0Y1	GTY Quad 228 X1Y16-X1Y19 E [RS]
SLR Crossing				
GTY Quad 127 X0Y12-X0Y15 M [LS]	CMAC X0Y2	HP I/O Bank 67 E	ILKN X1Y1	GTY Quad 227 X1Y12-X1Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 L [LS]	CMAC X0Y1	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y8-X1Y11 C [RS]
GTY Quad 125 X0Y4-X0Y7 K [LS] (RCAL)	ILKN X0Y0	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y4-X1Y7 B [RS] (RCAL)
GTY Quad 124 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 64 G	PCIE4 X0Y0 (tandem)	GTY Quad 224 X1Y0-X1Y3 A [RS]

X15620-020817

Figure 1-105: **XCVU11P Banks in FLGF1924 Package**

GTY Quad 135 X0Y44-X0Y47	CMAC X0Y8	HP I/O Bank 75	ILKN X1Y5	GTY Quad 235 X1Y44-X1Y47
GTY Quad 134 X0Y40-X0Y43	CMAC X0Y7	HP I/O Bank 74 O	SYSMON Configuration	GTY Quad 234 X1Y40-X1Y43
GTY Quad 133 X0Y36-X0Y39 S [LN] (RCAL)	ILKN X0Y4	HP I/O Bank 73 N	Configuration	GTY Quad 233 X1Y36-X1Y39 J [RN] (RCAL)
GTY Quad 132 X0Y32-X0Y35	CMAC X0Y6	HP I/O Bank 72 M	PCIE4 X0Y2	GTY Quad 232 X1Y32-X1Y35 I [RN]
SLR Crossing				
GTY Quad 131 X0Y28-X0Y31 R [LN]	CMAC X0Y5	HP I/O Bank 71 L	ILKN X1Y3	GTY Quad 231 X1Y28-X1Y31 H [RN]
GTY Quad 130 X0Y24-X0Y27 Q [LN]	CMAC X0Y4	HP I/O Bank 70 K	SYSMON Configuration	GTY Quad 230 X1Y24-X1Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 P [LN] (RCAL)	ILKN X0Y2	HP I/O Bank 69 J	Configuration	GTY Quad 229 X1Y20-X1Y23 F [RN] (RCAL)
GTY Quad 128 X0Y16-X0Y19 O [LN]	CMAC X0Y3	HP I/O Bank 68 G	PCIE4 X0Y1	GTY Quad 228 X1Y16-X1Y19 E [RS]
SLR Crossing				
GTY Quad 127 X0Y12-X0Y15 N [LS]	CMAC X0Y2	HP I/O Bank 67 E	ILKN X1Y1	GTY Quad 227 X1Y12-X1Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 M [LS]	CMAC X0Y1	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y8-X1Y11 C [RS]
GTY Quad 125 X0Y4-X0Y7 L [LS] (RCAL)	ILKN X0Y0	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y4-X1Y7 B [RS] (RCAL)
GTY Quad 124 X0Y0-X0Y3 K [LS]	CMAC X0Y0	HP I/O Bank 64 B	PCIE4 X0Y0 (tandem)	GTY Quad 224 X1Y0-X1Y3 A [RS]

X15617-020817

Figure 1-106: **XCVU11P Banks in FLGB2104 Package**

GTY Quad 135 X0Y44-X0Y47 W [LN]	CMAC X0Y8	HP I/O Bank 75	ILKN X1Y5	GTY Quad 235 X1Y44-X1Y47 J [RN]
GTY Quad 134 X0Y40-X0Y43 V [LN]	CMAC X0Y7	HP I/O Bank 74	SYSMON Configuration	GTY Quad 234 X1Y40-X1Y43 I [RN]
GTY Quad 133 X0Y36-X0Y39 U [LN] (RCAL)	ILKN X0Y4	HP I/O Bank 73	Configuration	GTY Quad 233 X1Y36-X1Y39 H [RN] (RCAL)
GTY Quad 132 X0Y32-X0Y35 T [LN]	CMAC X0Y6	HP I/O Bank 72	PCIE4 X0Y2	GTY Quad 232 X1Y32-X1Y35 G [RN]
SLR Crossing				
GTY Quad 131 X0Y28-X0Y31 S [LN]	CMAC X0Y5	HP I/O Bank 71 I	ILKN X1Y3	GTY Quad 231 X1Y28-X1Y31 F [RN]
GTY Quad 130 X0Y24-X0Y27 R [LC]	CMAC X0Y4	HP I/O Bank 70 H	SYSMON Configuration	GTY Quad 230 X1Y24-X1Y27 E [RC]
GTY Quad 129 X0Y20-X0Y23 Q [LC] (RCAL)	ILKN X0Y2	HP I/O Bank 69 G	Configuration	GTY Quad 229 X1Y20-X1Y23 D [RC] (RCAL)
GTY Quad 128 X0Y16-X0Y19 P [LC]	CMAC X0Y3	HP I/O Bank 68 F	PCIE4 X0Y1	GTY Quad 228 X1Y16-X1Y19 C [RC]
SLR Crossing				
GTY Quad 127 X0Y12-X0Y15 O [LC]	CMAC X0Y2	HP I/O Bank 67 E	ILKN X1Y1	GTY Quad 227 X1Y12-X1Y15 B [RC]
GTY Quad 126 X0Y8-X0Y11 N [LC]	CMAC X0Y1	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y8-X1Y11 A [RC]
GTY Quad 125 X0Y4-X0Y7 Z [LS] (RCAL)	ILKN X0Y0	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y4-X1Y7 M [RS] (RCAL)
GTY Quad 124 X0Y0-X0Y3 Y [LS]	CMAC X0Y0	HP I/O Bank 64 B	PCIE4 X0Y0 (tandem)	GTY Quad 224 X1Y0-X1Y3 L [RS]

X15618-020817

Figure 1-107: **XCVU11P Banks in FLGC2104 Package**

GTY Quad 135 X0Y44-X0Y47	CMAC X0Y8	HP I/O Bank 75	ILKN X1Y5	GTY Quad 235 X1Y44-X1Y47
GTY Quad 134 X0Y40-X0Y43	CMAC X0Y7	HP I/O Bank 74 O	SYSMON Configuration	GTY Quad 234 X1Y40-X1Y43
GTY Quad 133 X0Y36-X0Y39 S [LN] (RCAL)	ILKN X0Y4	HP I/O Bank 73 N	Configuration	GTY Quad 233 X1Y36-X1Y39 J [RN] (RCAL)
GTY Quad 132 X0Y32-X0Y35	CMAC X0Y6	HP I/O Bank 72 M	PCIE4 X0Y2	GTY Quad 232 X1Y32-X1Y35 I [RN]
SLR Crossing				
GTY Quad 131 X0Y28-X0Y31 R [LN]	CMAC X0Y5	HP I/O Bank 71 L	ILKN X1Y3	GTY Quad 231 X1Y28-X1Y31 H [RN]
GTY Quad 130 X0Y24-X0Y27 Q [LN]	CMAC X0Y4	HP I/O Bank 70 K	SYSMON Configuration	GTY Quad 230 X1Y24-X1Y27 G [RN]
GTY Quad 129 X0Y20-X0Y23 P [LN] (RCAL)	ILKN X0Y2	HP I/O Bank 69 J	Configuration	GTY Quad 229 X1Y20-X1Y23 F [RN] (RCAL)
GTY Quad 128 X0Y16-X0Y19 O [LN]	CMAC X0Y3	HP I/O Bank 68 F	PCIE4 X0Y1	GTY Quad 228 X1Y16-X1Y19 E [RS]
SLR Crossing				
GTY Quad 127 X0Y12-X0Y15 N [LS]	CMAC X0Y2	HP I/O Bank 67 E	ILKN X1Y1	GTY Quad 227 X1Y12-X1Y15 D [RS]
GTY Quad 126 X0Y8-X0Y11 M [LS]	CMAC X0Y1	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y8-X1Y11 C [RS]
GTY Quad 125 X0Y4-X0Y7 L [LS] (RCAL)	ILKN X0Y0	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y4-X1Y7 B [RS] (RCAL)
GTY Quad 124 X0Y0-X0Y3 K [LS]	CMAC X0Y0	HP I/O Bank 64 B	PCIE4 X0Y0 (tandem)	GTY Quad 224 X1Y0-X1Y3 A [RS]

X18714-020817

Figure 1-108: **XCVU11P Banks in FSGD2104 Package**

GTY Quad 135 X0Y44-X0Y47 AA [LN]	CMAC X0Y8	HP I/O Bank 75 K	ILKN X1Y5	GTY Quad 235 X1Y44-X1Y47 K [RN]
GTY Quad 134 X0Y40-X0Y43 Z [LN]	CMAC X0Y7	HP I/O Bank 74 J	SYSMON Configuration	GTY Quad 234 X1Y40-X1Y43 J [RN]
GTY Quad 133 X0Y36-X0Y39 Y [LN] (RCAL)	ILKN X0Y4	HP I/O Bank 73 I	Configuration	GTY Quad 233 X1Y36-X1Y39 I [RN] (RCAL)
GTY Quad 132 X0Y32-X0Y35 X [LN]	CMAC X0Y6	HP I/O Bank 72 H (Partial)	PCIE4 X0Y2	GTY Quad 232 X1Y32-X1Y35 H [RN]
SLR Crossing				
GTY Quad 131 X0Y28-X0Y31 W [LUC]	CMAC X0Y5	HP I/O Bank 71 G	ILKN X1Y3	GTY Quad 231 X1Y28-X1Y31 G [RUC]
GTY Quad 130 X0Y24-X0Y27 V [LUC]	CMAC X0Y4	HP I/O Bank 70 F	SYSMON Configuration	GTY Quad 230 X1Y24-X1Y27 F [RUC]
GTY Quad 129 X0Y20-X0Y23 U [LUC] (RCAL)	ILKN X0Y2	HP I/O Bank 69 E	Configuration	GTY Quad 229 X1Y20-X1Y23 E [RUC] (RCAL)
GTY Quad 128 X0Y16-X0Y19 T [LUC]	CMAC X0Y3	HP I/O Bank 68 D	PCIE4 X0Y1	GTY Quad 228 X1Y16-X1Y19 D [RUC]
SLR Crossing				
GTY Quad 127 X0Y12-X0Y15 S [LLC]	CMAC X0Y2	HP I/O Bank 67	ILKN X1Y1	GTY Quad 227 X1Y12-X1Y15 C [RLC]
GTY Quad 126 X0Y8-X0Y11 R [LLC]	CMAC X0Y1	HP I/O Bank 66 B (Partial)	SYSMON Configuration	GTY Quad 226 X1Y8-X1Y11 B [RLC]
GTY Quad 125 X0Y4-X0Y7 Q [LLC] (RCAL)	ILKN X0Y0	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y4-X1Y7 A [RLC] (RCAL)
GTY Quad 124 X0Y0-X0Y3 AF [LLC]	CMAC X0Y0	HP I/O Bank 64	PCIE4 X0Y0 (tandem)	GTY Quad 224 X1Y0-X1Y3 P [RLC]

X15619-020817

Figure 1-109: **XCVU11P Banks in FLGA2577 Package**

XCVU13P Bank Diagrams

GTY Quad 135 X0Y60-X0Y63	CMAC X0Y11	HP I/O Bank 75	ILKN X1Y7	GTY Quad 235 X1Y60-X1Y63
GTY Quad 134 X0Y56-X0Y59	CMAC X0Y10	HP I/O Bank 74	SYSMON Configuration	GTY Quad 234 X1Y56-X1Y59
GTY Quad 133 X0Y52-X0Y55 (RCAL)	ILKN X0Y6	HP I/O Bank 73	Configuration	GTY Quad 233 X1Y52-X1Y55 (RCAL)
GTY Quad 132 X0Y48-X0Y51	CMAC X0Y9	HP I/O Bank 72	PCIE4 X0Y3	GTY Quad 232 X1Y48-X1Y51
SLR Crossing				
GTY Quad 131 X0Y44-X0Y47	CMAC X0Y8	HP I/O Bank 71	ILKN X1Y5	GTY Quad 231 X1Y44-X1Y47
GTY Quad 130 X0Y40-X0Y43	CMAC X0Y7	HP I/O Bank 70	SYSMON Configuration	GTY Quad 230 X1Y40-X1Y43
GTY Quad 129 X0Y36-X0Y39 (RCAL)	ILKN X0Y4	HP I/O Bank 69	Configuration	GTY Quad 229 X1Y36-X1Y39 (RCAL)
GTY Quad 128 X0Y32-X0Y35	CMAC X0Y6	HP I/O Bank 68	PCIE4 X0Y2	GTY Quad 228 X1Y32-X1Y35
SLR Crossing				
GTY Quad 127 X0Y28-X0Y31	CMAC X0Y5	HP I/O Bank 67	ILKN X1Y3	GTY Quad 227 X1Y28-X1Y31
GTY Quad 126 X0Y24-X0Y27	CMAC X0Y4	HP I/O Bank 66	SYSMON Configuration	GTY Quad 226 X1Y24-X1Y27
GTY Quad 125 X0Y20-X0Y23 (RCAL)	ILKN X0Y2	HP I/O Bank 65	Configuration	GTY Quad 225 X1Y20-X1Y23 (RCAL)
GTY Quad 124 X0Y16-X0Y19	CMAC X0Y3	HP I/O Bank 64	PCIE4 X0Y1 (tandem)	GTY Quad 224 X1Y16-X1Y19
SLR Crossing				
GTY Quad 123 X0Y12-X0Y15	CMAC X0Y2	HP I/O Bank 63	ILKN X1Y1	GTY Quad 223 X1Y12-X1Y15
GTY Quad 122 X0Y8-X0Y11	CMAC X0Y1	HP I/O Bank 62	SYSMON Configuration	GTY Quad 222 X1Y8-X1Y11
GTY Quad 121 X0Y4-X0Y7 (RCAL)	ILKN X0Y0	HP I/O Bank 61	Configuration	GTY Quad 221 X1Y4-X1Y7 (RCAL)
GTY Quad 120 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 60	PCIE4 X0Y0	GTY Quad 220 X1Y0-X1Y3

X15621-020817

Figure 1-110: **XCVU13P Banks**

GTY Quad 135 X0Y60-X0Y63	CMAC X0Y11	HP I/O Bank 75 Q	ILKN X1Y7	GTY Quad 235 X1Y60-X1Y63
GTY Quad 134 X0Y56-X0Y59	CMAC X0Y10	HP I/O Bank 74 P	SYSMON Configuration	GTY Quad 234 X1Y56-X1Y59
GTY Quad 133 X0Y52-X0Y55 (RCAL)	ILKN X0Y6	HP I/O Bank 73 O	Configuration	GTY Quad 233 X1Y52-X1Y55 (RCAL)
GTY Quad 132 X0Y48-X0Y51	CMAC X0Y9	HP I/O Bank 72 N	PCIE4 X0Y3	GTY Quad 232 X1Y48-X1Y51
SLR Crossing				
GTY Quad 131 X0Y44-X0Y47 M [LN]	CMAC X0Y8	HP I/O Bank 71 M	ILKN X1Y5	GTY Quad 231 X1Y44-X1Y47 G [RN]
GTY Quad 130 X0Y40-X0Y43 L [LN]	CMAC X0Y7	HP I/O Bank 70 L	SYSMON Configuration	GTY Quad 230 X1Y40-X1Y43 F [RN]
GTY Quad 129 X0Y36-X0Y39 K [LN] (RCAL)	ILKN X0Y4	HP I/O Bank 69 K	Configuration	GTY Quad 229 X1Y36-X1Y39 E [RN] (RCAL)
GTY Quad 128 X0Y32-X0Y35	CMAC X0Y6	HP I/O Bank 68 J	PCIE4 X0Y2	GTY Quad 228 X1Y32-X1Y35
SLR Crossing				
GTY Quad 127 X0Y28-X0Y31 J [LS]	CMAC X0Y5	HP I/O Bank 67 E	ILKN X1Y3	GTY Quad 227 X1Y28-X1Y31 D [RS]
GTY Quad 126 X0Y24-X0Y27 I [LS]	CMAC X0Y4	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y24-X1Y27 C [RS]
GTY Quad 125 X0Y20-X0Y23 H [LS] (RCAL)	ILKN X0Y2	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y20-X1Y23 B [RS] (RCAL)
GTY Quad 124 X0Y16-X0Y19	CMAC X0Y3	HP I/O Bank 64 B	PCIE4 X0Y1 (tandem)	GTY Quad 224 X1Y16-X1Y19 A [RS]
SLR Crossing				
GTY Quad 123 X0Y12-X0Y15	CMAC X0Y2	HP I/O Bank 63 I	ILKN X1Y1	GTY Quad 223 X1Y12-X1Y15
GTY Quad 122 X0Y8-X0Y11	CMAC X0Y1	HP I/O Bank 62 H	SYSMON Configuration	GTY Quad 222 X1Y8-X1Y11
GTY Quad 121 X0Y4-X0Y7 (RCAL)	ILKN X0Y0	HP I/O Bank 61 G	Configuration	GTY Quad 221 X1Y4-X1Y7 (RCAL)
GTY Quad 120 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 60 F	PCIE4 X0Y0	GTY Quad 220 X1Y0-X1Y3

X15622-020817

Figure 1-111: **XCVU13P Banks in FHGA2104 Package**

GTY Quad 135 X0Y60-X0Y63	CMAC X0Y11	HP I/O Bank 75	ILKN X1Y7	GTY Quad 235 X1Y60-X1Y63
GTY Quad 134 X0Y56-X0Y59	CMAC X0Y10	HP I/O Bank 74 O	SYSMON Configuration	GTY Quad 234 X1Y56-X1Y59
GTY Quad 133 X0Y52-X0Y55 S [LN] (RCAL)	ILKN X0Y6	HP I/O Bank 73 N	Configuration	GTY Quad 233 X1Y52-X1Y55 J [RN] (RCAL)
GTY Quad 132 X0Y48-X0Y51	CMAC X0Y9	HP I/O Bank 72 M	PCIE4 X0Y3	GTY Quad 232 X1Y48-X1Y51 I [RN]
SLR Crossing				
GTY Quad 131 X0Y44-X0Y47 R [LN]	CMAC X0Y8	HP I/O Bank 71 L	ILKN X1Y5	GTY Quad 231 X1Y44-X1Y47 H [RN]
GTY Quad 130 X0Y40-X0Y43 Q [LN]	CMAC X0Y7	HP I/O Bank 70 K	SYSMON Configuration	GTY Quad 230 X1Y40-X1Y43 G [RN]
GTY Quad 129 X0Y36-X0Y39 P [LN] (RCAL)	ILKN X0Y4	HP I/O Bank 69 J	Configuration	GTY Quad 229 X1Y36-X1Y39 F [RN] (RCAL)
GTY Quad 128 X0Y32-X0Y35 O [LN]	CMAC X0Y6	HP I/O Bank 68 F (Partial)	PCIE4 X0Y2	GTY Quad 228 X1Y32-X1Y35 E [RS]
SLR Crossing				
GTY Quad 127 X0Y28-X0Y31 N [LS]	CMAC X0Y5	HP I/O Bank 67 E	ILKN X1Y3	GTY Quad 227 X1Y28-X1Y31 D [RS]
GTY Quad 126 X0Y24-X0Y27 M [LS]	CMAC X0Y4	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y24-X1Y27 C [RS]
GTY Quad 125 X0Y20-X0Y23 L [LS] (RCAL)	ILKN X0Y2	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y20-X1Y23 B [RS] (RCAL)
GTY Quad 124 X0Y16-X0Y19 K [LS]	CMAC X0Y3	HP I/O Bank 64 B	PCIE4 X0Y1 (tandem)	GTY Quad 224 X1Y16-X1Y19 A [RS]
SLR Crossing				
GTY Quad 123 X0Y12-X0Y15	CMAC X0Y2	HP I/O Bank 63 I	ILKN X1Y1	GTY Quad 223 X1Y12-X1Y15
GTY Quad 122 X0Y8-X0Y11	CMAC X0Y1	HP I/O Bank 62 H	SYSMON Configuration	GTY Quad 222 X1Y8-X1Y11
GTY Quad 121 X0Y4-X0Y7 (RCAL)	ILKN X0Y0	HP I/O Bank 61 G	Configuration	GTY Quad 221 X1Y4-X1Y7 (RCAL)
GTY Quad 120 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 60 F	PCIE4 X0Y0	GTY Quad 220 X1Y0-X1Y3

X15623-020817

Figure 1-112: **XCVU13P Banks in FHGB2104 Package**

GTY Quad 135 X0Y60-X0Y63	CMAC X0Y11	HP I/O Bank 75	ILKN X1Y7	GTY Quad 235 X1Y60-X1Y63
GTY Quad 134 X0Y56-X0Y59	CMAC X0Y10	HP I/O Bank 74	SYSMON Configuration	GTY Quad 234 X1Y56-X1Y59
GTY Quad 133 X0Y52-X0Y55 W [LN] (RCAL)	ILKN X0Y6	HP I/O Bank 73	Configuration	GTY Quad 233 X1Y52-X1Y55 J [RN] (RCAL)
GTY Quad 132 X0Y48-X0Y51 V [LN]	CMAC X0Y9	HP I/O Bank 72	PCIE4 X0Y3	GTY Quad 232 X1Y48-X1Y51 I [RN]
SLR Crossing				
GTY Quad 131 X0Y44-X0Y47 U [LN]	CMAC X0Y8	HP I/O Bank 71 I	ILKN X1Y5	GTY Quad 231 X1Y44-X1Y47 H [RN]
GTY Quad 130 X0Y40-X0Y43 T [LN]	CMAC X0Y7	HP I/O Bank 70 H	SYSMON Configuration	GTY Quad 230 X1Y40-X1Y43 G [RN]
GTY Quad 129 X0Y36-X0Y39 S [LN] (RCAL)	ILKN X0Y4	HP I/O Bank 69 G	Configuration	GTY Quad 229 X1Y36-X1Y39 F [RN] (RCAL)
GTY Quad 128 X0Y32-X0Y35 R [LC]	CMAC X0Y6	HP I/O Bank 68 F	PCIE4 X0Y2	GTY Quad 228 X1Y32-X1Y35 E [RC]
SLR Crossing				
GTY Quad 127 X0Y28-X0Y31 Q [LC]	CMAC X0Y5	HP I/O Bank 67 E	ILKN X1Y3	GTY Quad 227 X1Y28-X1Y31 D [RC]
GTY Quad 126 X0Y24-X0Y27 P [LC]	CMAC X0Y4	HP I/O Bank 66 D	SYSMON Configuration	GTY Quad 226 X1Y24-X1Y27 C [RC]
GTY Quad 125 X0Y20-X0Y23 O [LC] (RCAL)	ILKN X0Y2	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y20-X1Y23 B [RC] (RCAL)
GTY Quad 124 X0Y16-X0Y19 N [LC]	CMAC X0Y3	HP I/O Bank 64 B	PCIE4 X0Y1 (tandem)	GTY Quad 224 X1Y16-X1Y19 A [RC]
SLR Crossing				
GTY Quad 123 X0Y12-X0Y15 Z [LS]	CMAC X0Y2	HP I/O Bank 63	ILKN X1Y1	GTY Quad 223 X1Y12-X1Y15 M [RS]
GTY Quad 122 X0Y8-X0Y11 Y [LS]	CMAC X0Y1	HP I/O Bank 62	SYSMON Configuration	GTY Quad 222 X1Y8-X1Y11 L [RS]
GTY Quad 121 X0Y4-X0Y7 X [LS] (RCAL)	ILKN X0Y0	HP I/O Bank 61	Configuration	GTY Quad 221 X1Y4-X1Y7 K [RS] (RCAL)
GTY Quad 120 X0Y0-X0Y3	CMAC X0Y0	HP I/O Bank 60	PCIE4 X0Y0	GTY Quad 220 X1Y0-X1Y3

X15624-020817

Figure 1-113: **XCVU13P Banks in FHGC2104 Package**



Figure 1-114: **XCVU13P Banks in FIGD2104 Package**

GTY Quad 135 X0Y60-X0Y63 AA [LN]	CMAC X0Y11	HP I/O Bank 75 K	ILKN X1Y7	GTY Quad 235 X1Y60-X1Y63 K [RN]
GTY Quad 134 X0Y56-X0Y59 Z [LN]	CMAC X0Y10	HP I/O Bank 74 J	SYSMON Configuration	GTY Quad 234 X1Y56-X1Y59 J [RN]
GTY Quad 133 X0Y52-X0Y55 Y [LN] (RCAL)	ILKN X0Y6	HP I/O Bank 73 I	Configuration	GTY Quad 233 X1Y52-X1Y55 I [RN] (RCAL)
GTY Quad 132 X0Y48-X0Y51 X [LN]	CMAC X0Y9	HP I/O Bank 72	PCIE4 X0Y3	GTY Quad 232 X1Y48-X1Y51 H [RN]
SLR Crossing				
GTY Quad 131 X0Y44-X0Y47 W [LUC]	CMAC X0Y8	HP I/O Bank 71 H (Partial)	ILKN X1Y5	GTY Quad 231 X1Y44-X1Y47 G [RUC]
GTY Quad 130 X0Y40-X0Y43 V [LUC]	CMAC X0Y7	HP I/O Bank 70 G	SYSMON Configuration	GTY Quad 230 X1Y40-X1Y43 F [RUC]
GTY Quad 129 X0Y36-X0Y39 U [LUC] (RCAL)	ILKN X0Y4	HP I/O Bank 69	Configuration	GTY Quad 229 X1Y36-X1Y39 E [RUC] (RCAL)
GTY Quad 128 X0Y32-X0Y35 T [LUC]	CMAC X0Y6	HP I/O Bank 68	PCIE4 X0Y2	GTY Quad 228 X1Y32-X1Y35 D [RUC]
SLR Crossing				
GTY Quad 127 X0Y28-X0Y31 S [LLC]	CMAC X0Y5	HP I/O Bank 67	ILKN X1Y3	GTY Quad 227 X1Y28-X1Y31 C [RLC]
GTY Quad 126 X0Y24-X0Y27 R [LLC]	CMAC X0Y4	HP I/O Bank 66 B (Partial)	SYSMON Configuration	GTY Quad 226 X1Y24-X1Y27 B [RLC]
GTY Quad 125 X0Y20-X0Y23 Q [LLC] (RCAL)	ILKN X0Y2	HP I/O Bank 65 C	Configuration	GTY Quad 225 X1Y20-X1Y23 A [RLC] (RCAL)
GTY Quad 124 X0Y16-X0Y19 AF [LLC]	CMAC X0Y3	HP I/O Bank 64	PCIE4 X0Y1 (tandem)	GTY Quad 224 X1Y16-X1Y19 P [RLC]
SLR Crossing				
GTY Quad 123 X0Y12-X0Y15 AE [LS]	CMAC X0Y2	HP I/O Bank 63 F	ILKN X1Y1	GTY Quad 223 X1Y12-X1Y15 O [RS]
GTY Quad 122 X0Y8-X0Y11 AD [LS]	CMAC X0Y1	HP I/O Bank 62 E	SYSMON Configuration	GTY Quad 222 X1Y8-X1Y11 N [RS]
GTY Quad 121 X0Y4-X0Y7 AC [LS] (RCAL)	ILKN X0Y0	HP I/O Bank 61 D	Configuration	GTY Quad 221 X1Y4-X1Y7 M [RS] (RCAL)
GTY Quad 120 X0Y0-X0Y3 AB [LS]	CMAC X0Y0	HP I/O Bank 60	PCIE4 X0Y0	GTY Quad 220 X1Y0-X1Y3 L [RS]

X15625-020817

Figure 1-115: **XCVU13P Banks in FLGA2577 Package**

Package Files

About ASCII Package Files

The ASCII package files for each package include a comma-separated-values (CSV) version and a text version optimized for a browser or text editor in fixed-width fonts. The information in each of the files includes:

- Device/Package name (*family-device-package*), with date and time of creation
- Seven columns containing data for each pin:
  - Pin—Pin location on the package.
  - Pin Name—The name of the assigned pin.
  - Memory Byte Group—Memory byte group between 0 and 3 split into upper (U) and lower (L) halves. For more information on the memory byte group, see the *UltraScale Architecture FPGAs Memory IP Product Guide* (PG150) [Ref 12].
  - Bank—Bank number.
  - I/O Type—CONFIG, HD, HR, HP, or GT (GTH or GTY) depending on the I/O type. For more information on the I/O type, see the *UltraScale Architecture SelectIO Resources User Guide* (UG571) [Ref 4].
  - Super Logic Region—Number corresponding to the super logic region (SLR) in the devices implemented with stacked silicon interconnect (SSI) technology.
  - No-Connect—This list of devices is used for migration between devices that have the same package size and are not connected at that specific pin.
- Total number of pins in the package.

Package Specifications Designations

Package specifications are designated as evaluation only, engineering sample, or production. Each designation is defined as follows.

Evaluation Only

These package specifications are based on initial device specifications, package routability analysis and mechanical package construction. Package specifications with this designation are not stable and package pinouts are likely to change and these specifications should only be used for initial system level design feasibility.

Engineering Sample

These package specifications are based on a released package design and validated with ES engineering sample (ES) devices. Package specifications with this designation are considered stable, however some pinout and mechanical specifications might change prior to the production release of the particular device. Package pinouts with this designation are to be used for PCB and Vivado designs using ES devices.

Production

These package specifications are released coincident with production release of a particular device. Customers receive formal notification of any subsequent changes.

ASCII Pinout Files

Links to the ASCII pinout information by device/package are listed in Table 2-1. The pinouts of XQ devices are identical to the pinouts of their equivalent XC devices in footprint compatible package. Links in this table to XQ devices open the XC version of the pinout file. For example, the link to RBA676-XQKU040 opens the FBVA676-XCKU040 pinout file.

Download all available Kintex UltraScale, Kintex UltraScale+, Virtex UltraScale, and Virtex UltraScale+ FPGA package/device/pinout files at:

www.xilinx.com/support/package-pinout-files/ultrascale-pkgs.html

Note: All package files are ASCII files in TXT and CSV file format. Only the available files listed in Table 2-1 are linked and consolidated in this ZIP file.

www.xilinx.com/support/packagefiles/usapackages/usaall.zip

Table 2-1: **Package/Device Pinout Files**

Package	Device						
FBVA676	XCKU035 Production	XCKU040 Production					
FFVA676	XCKU3P Production	XCKU5P Production					
FFVB676	XCKU3P Production	XCKU5P Production					
RBA676	XQKU040 Production						
SFVA784	XCKU035 Production	XCKU040 Production					
SFVB784	XCKU3P Production	XCKU5P Production					
FBVA900	XCKU035 Production	XCKU040 Production					
FFVD900	XCKU3P Production	XCKU5P Production	XCKU11P Evaluation Only				
FFVE900	XCKU9P Production	XCKU13P Engineering Sample					
FFVA1156	XCKU025 Production	XCKU035 Production	XCKU040 Production	XCKU060 Production	XCKU095 Production	XCKU11P Evaluation Only	XCKU15P Engineering Sample

Table 2-1: **Package/Device Pinout Files *(Cont'd)***

Package	Device					
RFA1156	XQKU040 Production	XQKU060 Production	XQKU095 Production			
FFVA1517	XCKU060 Production					
FLVA1517	XCKU085 Production	XCKU115 Production				
FFVC1517	XCKU095 Production	XCVU065 Production	XCVU080 Production	XCVU095 Production	XCVU3P Production	
FFVD1517	XCVU080 Production	XCVU095 Production				
FLVD1517	XCKU115 Production	XCVU125 Production				
FFVE1517	XCKU11P Engineering Sample	XCKU15P Engineering Sample				
RLD1517	XQKU115 Production					
FFVA1760	XCKU15P Engineering Sample					
FFVB1760	XCKU095 Production	XCVU080 Production	XCVU095 Production			
FLVB1760	XCKU085 Production	XCKU115 Production	XCVU125 Production			
FFVE1760	XCKU15P Engineering Sample					
FLVD1924	XCKU115 Production					
FLVF1924	XCKU085 Production	XCKU115 Production				
FLGF1924	XCVU11P Engineering Sample					
RLF1924	XQKU115 Production					

Table 2-1: **Package/Device Pinout Files *(Cont'd)***

Package	Device				
FFVA2104	XCVU080 Production	XCVU095 Production			
FLVA2104	XCKU115 Production	XCVU125 Production	XCVU5P Engineering Sample	XCVU7P Engineering Sample	
FLGA2104	XCVU9P Engineering Sample				
FHGA2104	XCVU13P Evaluation Only				
FFVB2104	XCKU095 Production	XCVU080 Production	XCVU095 Production		
FLVB2104	XCKU115 Production	XCVU125 Production	XCVU5P Engineering Sample	XCVU7P Engineering Sample	
FLGB2104	XCVU160 Production	XCVU190 Production	XCVU9P Engineering Sample	XCVU11P Engineering Sample	
FHGB2104	XCVU13P Engineering Sample				
FFVC2104	XCVU095 Production				
FLVC2104	XCVU125 Production	XCVU5P Engineering Sample	XCVU7P Engineering Sample		
FLGC2104	XCVU160 Production	XCVU190 Production	XCVU9P Engineering Sample	XCVU11P Evaluation Only	
FHGC2104	XCVU13P Engineering Sample				
FIGD2104	XCVU13P Evaluation Only				
FSGD2104	XCVU9P Engineering Sample	XCVU11P Evaluation Only			

Table 2-1: **Package/Device Pinout Files *(Cont'd)***

Package	Device				
FLGB2377	XCVU440 Production				
FLGA2577	XCVU190 Production	XCVU9P Engineering Sample	XCVU11P Engineering Sample	XCVU13P Engineering Sample	
FLGA2892	XCVU440 Production				

Device Diagrams

Summary

The diagrams in this chapter show a top-view perspective of the package pinout of each UltraScale and UltraScale+ device/package combination. Table 3-1 through Table 3-4 contain cross references to the device diagrams. The I/O-bank diagram shows the location of each user I/O and GTH/GTY transceiver and the respective bank or GT quad. The configuration-power diagram shows the location of every power pin and dedicated as well as multi-function configuration pin in the package. See Package Specifications Designations in Chapter 2 for definitions of Evaluation Only, Engineering Sample, and Production device diagrams.

Table 3-1: **Cross-Reference to Kintex UltraScale and XQ Kintex UltraScale Device Diagrams by Package**

Package	Footprint Compatible Devices					Package Status
FBVA676	XCKU035 page 160	XCKU040 page 160				Production
RBA676	XQKU040 page 160					Production
SFVA784	XCKU035 page 162	XCKU040 page 162				Production
FBVA900	XCKU035 page 164	XCKU040 page 164				Production
FFVA1156	XCKU025 page 166	XCKU035 page 168	XCKU040 page 170	XCKU060 page 172	XCKU095 page 174	Production
RFA1156	XQKU040 page 170	XQKU060 page 172	XQKU095 page 174			Production
FFVA1517	XCKU060 page 176					Production
FLVA1517	XCKU085 page 178	XCKU115 page 178				Production
FFVC1517	XCKU095 page 180					Production

Table 3-1: **Cross-Reference to Kintex UltraScale and XQ Kintex UltraScale Device Diagrams by Package *(Cont'd)***

Package	Footprint Compatible Devices			Package Status
FLVD1517	XCKU115 page 182			Production
RLD1517	XQKU115 page 182			Production
FFVB1760	XCKU095 page 184			Production
FLVB1760	XCKU085 page 186	XCKU115 page 188		Production
FLVD1924	XCKU115 page 190			Production
FLVF1924	XCKU085 page 192	XCKU115 page 194		Production
RLF1924	XQKU115 page 194			Production
FLVA2104	XCKU115 page 196			Production
FFVB2104	XCKU095 page 198			Production
FLVB2104	XCKU115 page 200			Production

Table 3-2: **Cross-Reference to Virtex UltraScale Device Diagrams by Package**

Package	Footprint Compatible Devices			Package Status
FFVC1517	XCVU065 page 202	XCVU080 page 204	XCVU095 page 204	Production
FFVD1517	XCVU080 page 206	XCVU095 page 206		Production
FLVD1517	XCVU125 page 208			Production
FFVB1760	XCVU080 page 210	XCVU095 page 210		Production
FLVB1760	XCVU125 page 212			Production
FFVA2104	XCVU080 page 214	XCVU095 page 214		Production
FLVA2104	XCVU125 page 216			Production
FFVB2104	XCVU080 page 218	XCVU095 page 218		Production
FLVB2104	XCVU125 page 220			Production
FLGB2104	XCVU160 page 222	XCVU190 page 222		Production
FFVC2104	XCVU095 page 224			Production
FLVC2104	XCVU125 page 226			Production
FLGC2104	XCVU160 page 228	XCVU190 page 228		Production
FLGB2377	XCVU440 page 230			Production
FLGA2577	XCVU190 page 232			Production
FLGA2892	XCVU440 page 234			Production

Table 3-3: **Cross-Reference to Kintex UltraScale+ Device Diagrams by Package**

Package	Footprint Compatible Devices			Package Status
FFVA676	XCKU3P page 236	XCKU5P page 236		Production
FFVB676	XCKU3P page 238	XCKU5P page 238		Production
SFVB784	XCKU3P page 240	XCKU5P page 240		Production
FFVD900	XCKU3P Production page 242	XCKU5P Production page 242	XCKU11P Evaluation Only	
FFVE900	XCKU9P Production page 244	XCKU13P Engineering Sample page 246		
FFVA1156	XCKU11P Evaluation Only	XCKU15P Engineering Sample page 248		
FFVE1517	XCKU11P page 250	XCKU15P page 252		Engineering Sample
FFVA1760	XCKU15P page 254			Engineering Sample
FFVE1760	XCKU15P page 256			Engineering Sample

Table 3-4: **Cross-Reference to Virtex UltraScale+ Device Diagrams by Package**

Package	Footprint Compatible Devices			Package Status
FFVC1517	XCVU3P page 258			Production
FLGF1924	XCVU11P page 260			Engineering Sample
FLVA2104	XCVU5P page 262	XCVU7P page 262		Engineering Sample
FLGA2104	XCVU9P page 264			Engineering Sample
FHGA2104	XCVU13P			Evaluation Only
FLVB2104	XCVU5P page 266	XCVU7P page 266		Engineering Sample
FLGB2104	XCVU9P page 268	XCVU11P page 270		Engineering Sample
FHGB2104	XCVU13P page 272			Engineering Sample
FLVC2104	XCVU5P page 274	XCVU7P page 274		Engineering Sample
FLGC2104	XCVU9P Engineering Sample page 276	XCVU11P Evaluation Only		
FHGC2104	XCVU13P page 278			Engineering Sample
FSGD2104	XCVU9P Engineering Sample page 280	XCVU11P Evaluation Only		
FIGD2104	XCVU13P			Evaluation Only
FLGA2577	XCVU9P page 282	XCVU11P page 284	XCVU13P page 286	Engineering Sample

FBVA676 Package–XCKU035 and XCKU040 and RBA676 Package–XQKU040



Figure 3-1: **FBVA676 Package—XCKU035 and XCKU040 and RBA676 Package—XQKU040 I/O Bank Diagram**



Power Pins	Dedicated Pins		Multi−Function I/O Pins
GND	0 CCLK_0	15 PUDC_B_0	25 A[16 to 28]
VBATT	1 CFGBVS_0	16 RDWR_FCS_B_0	26 A[00 to 15]_D[16 to 31]
VCCAUX_IO	2 D00_MOSI_0	17 TCK_0	27 CSI_ADV_B
VCCAUX	3 D01_DIN_0	18 TDI_0	28 DOUT_CSO_B
VCCINT	4 D02_0	19 TDO_0	29 D[04 to 15]
VCCINT_IO	5 D03_0	20 TMS_0	30 EMCCLK
VCCO_[bank number]	6 DONE_0	21 VP	31 FOE_B
VCCBRAM	7 DXP	22 VN	32 FWE_FCS2_B
VCCADC	8 DXN	23 VREFP	33 I2C_SCLK
GNDADC	9 INIT_B_0	24 VREFN	34 I2C_SDA
n NC	10 M0_0		35 PERSTN[0 to 1]
E MGTAVCC_[R or L]	11 M1_0		36 RS0
V MGTAVTT_[R or L]	12 M2_0		37 RS1
Λ MGTVCCAUX_[R or L]	13 POR_OVERRIDE		
	14 PROGRAM_B_0		

ug575_c3_02_071314

Figure 3-2: **FBVA676 Package—XCKU035 and XCKU040 and RBA676 Package—XQKU040 Configuration/Power Diagram**

SFVA784 (XCKU035 and XCKU040)



Figure 3-3: **SFVA784 Package—XCKU035 and XCKU040 I/O Bank Diagram**



Figure 3-4: **SFVA784 Package—XCKU035 and XCKU040 Configuration/Power Diagram**

FBVA900 (XCKU035 and XCKU040)



Figure 3-5: **FBVA900 Package—XCKU035 and XCKU040 I/O Bank Diagram**



Power Pins	Dedicated Pins	Multi−Function I/O Pins
GND	0 CCLK_0	15 PUDC_B_0	25 A[16 to 28]
VBATT	1 CFGBVS_0	16 RDWR_FCS_B_0	26 A[00 to 15]_D[16 to 31]
VCCAUX_IO	2 D00_MOSI_0	17 TCK_0	27 CSI_ADV_B
VCCAUX	3 D01_DIN_0	18 TDI_0	28 DOUT_CSO_B
VCCINT	4 D02_0	19 TDO_0	29 D[04 to 15]
VCCINT_IO	5 D03_0	20 TMS_0	30 EMCCLK
VCCO_[bank number]	6 DONE_0	21 VP	31 FOE_B
VCCBRAM	7 DXP	22 VN	32 FWE_FCS2_B
VCCADC	8 DXN	23 VREFP	33 I2C_SCLK
GNDADC	9 INIT_B_0	24 VREFN	34 I2C_SDA
n NC	10 M0_0		35 PERSTN[0 to 1]
E MGTAVCC_[R or L]	11 M1_0		36 RS0
V MGTAVTT_[R or L]	12 M2_0		37 RS1
^ MGTVCCAUX_[R or L]	13 POR_OVERRIDE	
	14 PROGRAM_B_0	

ug575_c3_06_100715

Figure 3-6: **FBVA900 Package—XCKU035 and XCKU040 Configuration/Power Diagram**

FFVA1156 (XCKU025)



Figure 3-7: **FFVA1156 Package—XCKU025 I/O Bank Diagram**



Figure 3-8: **FFVA1156 Package—XCKU025 Configuration/Power Diagram**

FFVA1156 (XCKU035)



Figure 3-9: **FFVA1156 Package—XCKU035 I/O Bank Diagram**



Figure 3-10: **FFVA1156 Package—XCKU035 Configuration/Power Diagram**

FFVA1156 (XCKU040) and RFA1156 (XQKU040)



Figure 3-11: **FFVA1156 Package—XCKU040 and RFA1156 Package—XQKU040 I/O Bank Diagram**



Figure 3-12: **FFVA1156 Package—XCKU040 and RFA1156 Package—XQKU040 Configuration/Power Diagram**

FFVA1156 (XCKU060) and RFA1156 (XQKU060)



Figure 3-13: **FFVA1156 Package—XCKU060 and RFA1156 Package—XQKU060 I/O Bank Diagram**



Power Pins	Dedicated Pins		Multi−Function I/O Pins
GND	0 CCLK_0	15 PUDC_B_0	25 A[16 to 28]
VBATT	1 CFGBVS_0	16 RDWR_FCS_B_0	26 A[00 to 15]_D[16 to 31]
VCCAUX_IO	2 D00_MOSI_0	17 TCK_0	27 CSI_ADV_B
VCCAUX	3 D01_DIN_0	18 TDI_0	28 DOUT_CSO_B
VCCINT	4 D02_0	19 TDO_0	29 D[04 to 15]
VCCINT_IO	5 D03_0	20 TMS_0	30 EMCCLK
VCCO_[bank number]	6 DONE_0	21 VP	31 FOE_B
VCCBRAM	7 DXP	22 VN	32 FWE_FCS2_B
VCCADC	8 DXN	23 VREFP	33 I2C_SCLK
GNDADC	9 INIT_B_0	24 VREFN	34 I2C_SDA
n NC	10 M0_0		35 PERSTN[0 to 1]
E MGTAVCC_[R or L]	11 M1_0		36 RS0
V MGTAVTT_[R or L]	12 M2_0		37 RS1
Λ MGTVCCAUX_[R or L]	13 POR_OVERRIDE		
	14 PROGRAM_B_0		

ug575_c3_14_100715

Figure 3-14: **FFVA1156 Package—XCKU060 and RFA1156 Package—XQKU060 Configuration/Power Diagram**

FFVA1156 (XCKU095) and RFA1156 (XQKU095)



Figure 3-15: **FFVA1156 Package—XCKU095 and RFA1156 Package—XQKU095 I/O Bank Diagram**



Power Pins	Dedicated Pins		Multi−Function I/O Pins
GND	0 CCLK_0	15 PUDC_B_0	25 A[16 to 28]
VBATT	1 CFGBVS_0	16 RDWR_FCS_B_0	26 A[00 to 15]_D[16 to 31]
VCCAUX_IO	2 D00_MOSI_0	17 TCK_0	27 CSI_ADV_B
VCCAUX	3 D01_DIN_0	18 TDI_0	28 DOUT_CSO_B
VCCINT	4 D02_0	19 TDO_0	29 D[04 to 15]
VCCINT_IO	5 D03_0	20 TMS_0	30 EMCCLK
VCCO_[bank number]	6 DONE_0	21 VP	31 FOE_B
VCCBRAM	7 DXP	22 VN	32 FWE_FCS2_B
VCCADC	8 DXN	23 VREFP	33 I2C_SCLK
GNDADC	9 INIT_B_0	24 VREFN	34 I2C_SDA
n NC	10 M0_0		35 PERSTN[0 to 1]
E MGTAVCC_[R or L]	11 M1_0		36 RS0
V MGTAVTT_[R or L]	12 M2_0		37 RS1
Λ MGTVCCAUX_[R or L]	13 POR_OVERRIDE		
	14 PROGRAM_B_0		

ug575_c3_16_100715

Figure 3-16: **FFVA1156 Package—XCKU095 and RFA1156 Package—XQKU095 Configuration/Power Diagram**

FFVA1517 (XCKU060)



Figure 3-17: **FFVA1517 Package—XCKU060 I/O Bank Diagram**



Figure 3-18: **FFVA1517 Package—XCKU060 Configuration/Power Diagram**

FLVA1517 (XCKU085 and XCKU115)



Figure 3-19: **FLVA1517 Package—XCKU085 and XCKU115 I/O Bank Diagram**



Power Pins	Dedicated Pins	Multi−Function I/O Pins
GND	0 CCLK_0	15 PUDC_B_0	25 A[16 to 28]
VBATT	1 CFGBVS_0	16 RDWR_FCS_B_0	26 A[00 to 15]_D[16 to 31]
VCCAUX_IO	2 D00_MOSI_0	17 TCK_0	27 CSI_ADV_B
VCCAUX	3 D01_DIN_0	18 TDI_0	28 DOUT_CSO_B
VCCINT	4 D02_0	19 TDO_0	29 D[04 to 15]
VCCINT_IO	5 D03_0	20 TMS_0	30 EMCCLK
VCCO_[bank number]	6 DONE_0	21 VP	31 FOE_B
VCCBRAM	7 DXP	22 VN	32 FWE_FCS2_B
VCCADC	8 DXN	23 VREFP	33 I2C_SCLK
GNDADC	9 INIT_B_0	24 VREFN	34 I2C_SDA
n NC	10 M0_0		35 PERSTN[0 to 1]
E MGTAVCC_[R or L]	11 M1_0		36 RS0
V MGTAVTT_[R or L]	12 M2_0		37 RS1
Λ MGTVCCAUX_[R or L]	13 POR_OVERRIDE	
	14 PROGRAM_B_0	

ug575_c3_20_100715

Figure 3-20: **FLVA1517 Package—XCKU085 and XCKU115 Configuration/Power Diagram**

FFVC1517 (XCKU095)



Figure 3-21: **FFVC1517 Package—XCKU095 I/O Bank Diagram**



Figure 3-22: **FFVC1517 Package—XCKU095 Configuration/Power Diagram**

FLVD1517 (XCKU115) and RLD1517 (XQKU115)



Figure 3-23: **FLVD1517 Package—XCKU115 and RLD1517 Package—XQKU115 I/O Bank Diagram**



Figure 3-24: **FLVD1517 Package—XCKU115 and RLD1517 Package—XQKU115 Configuration/Power Diagram**

FFVB1760 (XCKU095)



Figure 3-25: **FFVB1760 Package—XCKU095 I/O Bank Diagram**



Figure 3-26: **FFVB1760 Package—XCKU095 Configuration/Power Diagram**

FLVB1760 (XCKU085)



Figure 3-27: **FLVB1760 Package—XCKU085 I/O Bank Diagram**



Figure 3-28: **FLVB1760 Package—XCKU085 Configuration/Power Diagram**

FLVB1760 (XCKU115)



Figure 3-29: **FLVB1760 Package—XCKU115 I/O Bank Diagram**



Figure 3-30: **FLVB1760 Package—XCKU115 Configuration/Power Diagram**

FLVD1924 (XCKU115)



Figure 3-31: **FLVD1924 Package—XCKU115 I/O Bank Diagram**



Figure 3-32: **FLVD1924 Package—XCKU115 Configuration/Power Diagram**

FLVF1924 (XCKU085)



Figure 3-33: **FLVF1924 Package—XCKU085 I/O Bank Diagram**



Figure 3-34: **FLVF1924 Package—XCKU085 Configuration/Power Diagram**

FLVF1924 (XCKU115) and RLF1924 (XQKU115)



Figure 3-35: **FLVF1924 Package—XCKU115 and RLF1924 Package—XQKU115 I/O Bank Diagram**



Figure 3-36: **FLVF1924 Package—XCKU115 and RLF1924 Package—XQKU115 Configuration/Power Diagram**

FLVA2104 (XCKU115)



Figure 3-37: **FLVA2104 Package—XCKU115 I/O Bank Diagram**



Figure 3-38: **FLVA2104 Package—XCKU115 Configuration/Power Diagram**

FFVB2104 (XCKU095)



Figure 3-39: **FFVB2104 Package—XCKU095 I/O Bank Diagram**



Figure 3-40: **FFVB2104 Package—XCKU095 Configuration/Power Diagram**

FLVB2104 (XCKU115)



Figure 3-41: **FLVB2104 Package—XCKU115 I/O Bank Diagram**



Figure 3-42: **FLVB2104 Package—XCKU115 Configuration/Power Diagram**

FFVC1517 (XCVU065)



Figure 3-43: **FFVC1517 Package—XCVU065 I/O Bank Diagram**



Figure 3-44: **FFVC1517 Package—XCVU065 Configuration/Power Diagram**

FFVC1517 (XCVU080 and XCVU095)



Figure 3-45: **FFVC1517 Package—XCVU080 and XCVU095 I/O Bank Diagram**



Figure 3-46: **FFVC1517 Package—XCVU080 and XCVU095 Configuration/Power Diagram**

FFVD1517 (XCVU080 and XCVU095)



Figure 3-47: **FFVD1517 Package—XCVU080 and XCVU095 I/O Bank Diagram**



Figure 3-48: **FFVD1517 Package—XCVU080 and XCVU095 Configuration/Power Diagram**

FLVD1517 (XCVU125)



Figure 3-49: **FLVD1517 Package—XCVU125 I/O Bank Diagram**



Figure 3-50: **FLVD1517 Package—XCVU125 Configuration/Power Diagram**

FFVB1760 (XCVU080 and XCVU095)



Figure 3-51: **FFVB1760 Package—XCVU080 and XCVU095 I/O Bank Diagram**



Figure 3-52: **FFVB1760 Package—XCVU080 and XCVU095 Configuration/Power Diagram**

FLVB1760 (XCVU125)



Figure 3-53: **FLVB1760 Package—XCVU125 I/O Bank Diagram**



Figure 3-54: **FLVB1760 Package—XCVU125 Configuration/Power Diagram**

FFVA2104 (XCVU080 and XCVU095)



Figure 3-55: **FFVA2104 Package—XCVU080 and XCVU095 I/O Bank Diagram**



Figure 3-56: **FFVA2104 Package—XCVU080 and XCVU095 Configuration/Power Diagram**

FLVA2104 (XCVU125)



Figure 3-57: **FLVA2104 Package—XCVU125 I/O Bank Diagram**



Figure 3-58: **FLVA2104 Package—XCVU125 Configuration/Power Diagram**

FFVB2104 (XCVU080 and XCVU095)



Figure 3-59: **FFVB2104 Package—XCVU080 and XCVU095 I/O Bank Diagram**



Figure 3-60: **FFVB2104 Package—XCVU080 and XCVU095 Configuration/Power Diagram**

FLVB2104 (XCVU125)



Figure 3-61: **FLVB2104 Package—XCVU125 I/O Bank Diagram**



Figure 3-62: **FLVB2104 Package—XCVU125 Configuration/Power Diagram**

FLGB2104 (XCVU160 and XCVU190)



Figure 3-63: **FLGB2104 Package—XCVU160 and XCVU190 I/O Bank Diagram**



Figure 3-64: **FLGB2104 Package—XCVU160 and XCVU190 Configuration/Power Diagram**

FFVC2104 (XCVU095)



Figure 3-65: **FFVC2104 Package—XCVU095 I/O Bank Diagram**



Figure 3-66: **FFVC2104 Package—XCVU095 Configuration/Power Diagram**

FLVC2104 (XCVU125)



Figure 3-67: **FLVC2104 Package—XCVU125 I/O Bank Diagram**



Figure 3-68: **FLVC2104 Package—XCVU125 Configuration/Power Diagram**

FLGC2104 (XCVU160 and XCVU190)



Figure 3-69: **FLGC2104 Package—XCVU160 and XCVU190 I/O Bank Diagram**



Figure 3-70: **FLGC2104 Package—XCVU160 and XCVU190 Configuration/Power Diagram**

FLGB2377 (XCVU440)



Figure 3-71: **FLGB2377 Package—XCVU440 I/O Bank Diagram**



Figure 3-72: **FLGB2377 Package—XCVU440 Configuration/Power Diagram**

FLGA2577 (XCVU190)



Figure 3-73: **FLGA2577 Package—XCVU190 I/O Bank Diagram**



Figure 3-74: **FLGA2577 Package—XCVU190 Configuration/Power Diagram**

FLGA2892 (XCVU440)



Figure 3-75: **FLGA2892 Package—XCVU440 I/O Bank Diagram**



Figure 3-76: **FLGA2892 Package—XCVU440 Configuration/Power Diagram**

FFVA676 (XCKU3P and XCKU5P)



Figure 3-77: **FFVA676 Package—XCKU3P and XCKU5P I/O Bank Diagram**



Power Pins		Dedicated Pins			Multi−Function I/O Pins	
GND		0	CCLK_0	16	RDWR_FCS_B_0	25	A[16 to 28]
VBATT		2	D00_MOSI_0	17	TCK_0	26	A[00 to 15]_D[16 to 31]
VCCAUX_IO		3	D01_DIN_0	18	TDI_0	27	CSI_ADV_B
VCCAUX		4	D02_0	19	TDO_0	28	DOUT_CSO_B
VCCINT		5	D03_0	20	TMS_0	29	D[04 to 15]
VCCINT_IO		6	DONE_0	21	VP	30	EMCCLK
VCCO		7	DXP	22	VN	31	FOE_B
VCCBRAM		8	DXN	23	VREFP	32	FWE_FCS2_B
VCCADC		9	INIT_B_0	24	VREFN	33	I2C_SCLK
GNDADC		10	M0_0			34	PERSTN1_I2C_SDA
n	NC	11	M1_0			35	PERSTN0
E	MGTAVCC	12	M2_0			38	SMBALERT
V	MGTAVTT	13	POR_OVERRIDE			36	RS0
Λ	MGTVCCAUX	14	PROGRAM_B_0			37	RS1
R	RSVDGND	15	PUDC_B_0				

ug575_c3_100_030817

Figure 3-78: **FFVA676 Package—XCKU3P and XCKU5P Configuration/Power Diagram**

FFVB676 (XCKU3P and XCKU5P)



Figure 3-79: **FFVB676 Package—XCKU3P and XCKU5P I/O Bank Diagram**



Figure 3-80: **FFVB676 Package—XCKU3P and XCKU5P Configuration/Power Diagram**

SFVB784 (XCKU3P and XCKU5P)



Figure 3-81: **SFVB784 Package—XCKU3P and XCKU5P I/O Bank Diagram**



Power Pins	Dedicated Pins		Multi−Function I/O Pins
GND	0 CCLK_0	16 RDWR_FCS_B_0	25 A[16 to 28]
VBATT	2 D00_MOSI_0	17 TCK_0	26 A[00 to 15]_D[16 to 31]
VCCAUX_IO	3 D01_DIN_0	18 TDI_0	27 CSI_ADV_B
VCCAUX	4 D02_0	19 TDO_0	28 DOUT_CSO_B
VCCINT	5 D03_0	20 TMS_0	29 D[04 to 15]
VCCINT_IO	6 DONE_0	21 VP	30 EMCCLK
VCCO	7 DXP	22 VN	31 FOE_B
VCCBRAM	8 DXN	23 VREFP	32 FWE_FCS2_B
VCCADC	9 INIT_B_0	24 VREFN	33 I2C_SCLK
GNDADC	10 M0_0		34 PERSTN1_I2C_SDA
n NC	11 M1_0		35 PERSTN0
E MGTAVCC	12 M2_0		38 SMBALERT
V MGTAVTT	13 POR_OVERRIDE		36 RS0
Λ MGTVCCAUX	14 PROGRAM_B_0		37 RS1
R RSVDGND	15 PUDC_B_0		

ug575_c3_100_030817

Figure 3-82: **SFVB784 Package—XCKU3P and XCKU5P Configuration/Power Diagram**

FFVD900 (XCKU3P and XCKU5P)



Figure 3-83: **FFVD900 Package—XCKU3P and XCKU5P I/O Bank Diagram**



Power Pins	Dedicated Pins		Multi−Function I/O Pins
GND	0 CCLK_0	16 RDWR_FCS_B_0	25 A[16 to 28]
VBATT	2 D00_MOSI_0	17 TCK_0	26 A[00 to 15]_D[16 to 31]
VCCAUX_IO	3 D01_DIN_0	18 TDI_0	27 CSI_ADV_B
VCCAUX	4 D02_0	19 TDO_0	28 DOUT_CSO_B
VCCINT	5 D03_0	20 TMS_0	29 D[04 to 15]
VCCINT_IO	6 DONE_0	21 VP	30 EMCCLK
VCCO	7 DXP	22 VN	31 FOE_B
VCCBRAM	8 DXN	23 VREFP	32 FWE_FCS2_B
VCCADC	9 INIT_B_0	24 VREFN	33 I2C_SCLK
GNDADC	10 M0_0		34 PERSTN1_I2C_SDA
n NC	11 M1_0		35 PERSTN0
E MGTAVCC	12 M2_0		38 SMBALERT
V MGTAVTT	13 POR_OVERRIDE		36 RS0
Λ MGTVCCAUX	14 PROGRAM_B_0		37 RS1
R RSVDGND	15 PUDC_B_0		

ug575_c3_100_030817

Figure 3-84: **FFVD900 Package—XCKU3P and XCKU5P Configuration/Power Diagram**

FFVE900 (XCKU9P)



Figure 3-85: **FFVE900 Package—XCKU9P I/O Bank Diagram**



Figure 3-86: **FFVE900 Package—XCKU9P Configuration/Power Diagram**

FFVE900 (XCKU13P)



Figure 3-87: **FFVE900 Package—XCKU13P I/O Bank Diagram**



Figure 3-88: **FFVE900 Package—XCKU13P Configuration/Power Diagram**

FFVA1156 (XCKU15P)



Figure 3-89: **FFVA1156 Package—XCKU15P I/O Bank Diagram**



Figure 3-90: **FFVA1156 Package—XCKU15P Configuration/Power Diagram**

FFVE1517 (XCKU11P)



Figure 3-91: **FFVE1517 Package—XCKU11P I/O Bank Diagram**



Power Pins	Dedicated Pins		Multi−Function I/O Pins
GND	0 CCLK_0	16 RDWR_FCS_B_0	25 A[16 to 28]
VBATT	2 D00_MOSI_0	17 TCK_0	26 A[00 to 15]_D[16 to 31]
VCCAUX_IO	3 D01_DIN_0	18 TDI_0	27 CSI_ADV_B
VCCAUX	4 D02_0	19 TDO_0	28 DOUT_CSO_B
VCCINT	5 D03_0	20 TMS_0	29 D[04 to 15]
VCCINT_IO	6 DONE_0	21 VP	30 EMCCLK
VCCO	7 DXP	22 VN	31 FOE_B
VCCBRAM	8 DXN	23 VREFP	32 FWE_FCS2_B
VCCADC	9 INIT_B_0	24 VREFN	33 I2C_SCLK
GNDADC	10 M0_0		34 PERSTN1_I2C_SDA
n NC	11 M1_0		35 PERSTN0
E MGTAVCC	12 M2_0		38 SMBALERT
V MGTAVTT	13 POR_OVERRIDE		36 RS0
Λ MGTVCCAUX	14 PROGRAM_B_0		37 RS1
R RSVDGND	15 PUDC_B_0		

ug575_c3_100_030817

Figure 3-92: **FFVE1517 Package—XCKU11P Configuration/Power Diagram**

FFVE1517 (XCKU15P)



Figure 3-93: **FFVE1517 Package—XCKU15P I/O Bank Diagram**



Figure 3-94: **FFVE1517 Package—XCKU15P Configuration/Power Diagram**

FFVA1760 (XCKU15P)



Figure 3-95: **FFVA1760 Package—XCKU15P I/O Bank Diagram**



Figure 3-96: **FFVA1760 Package—XCKU15P Configuration/Power Diagram**

FFVE1760 (XCKU15P)



Figure 3-97: **FFVE1760 Package—XCKU15P I/O Bank Diagram**



Figure 3-98: **FFVE1760 Package—XCKU15P Configuration/Power Diagram**

FFVC1517 (XCVU3P)



Figure 3-99: **FFVC1517 Package—XCVU3P I/O Bank Diagram**



Figure 3-100: **FFVC1517 Package—XCVU3P Configuration/Power Diagram**

FLGF1924 (XCVU11P)



Figure 3-101: **FLGF1924 Package—XCVU11P I/O Bank Diagram**



Figure 3-102: **FLGF1924 Package—XCVU11P Configuration/Power Diagram**

FLVA2104 (XCVU5P and XCVU7P)



Figure 3-103: **FLVA2104 Package—XCVU5P and XCVU7P I/O Bank Diagram**



Power Pins		Dedicated Pins		Multi−Function I/O Pins	
GND		0 CCLK_0	16 RDWR_FCS_B_0	25 A[16 to 28]	
VBATT		2 D00_MOSI_0	17 TCK_0	26 A[00 to 15]_D[16 to 31]	
VCCAUX_IO		3 D01_DIN_0	18 TDI_0	27 CSI_ADV_B	
VCCAUX		4 D02_0	19 TDO_0	28 DOUT_CSO_B	
VCCINT		5 D03_0	20 TMS_0	29 D[04 to 15]	
VCCINT_IO		6 DONE_0	21 VP	30 EMCCLK	
VCCO		7 DXP	22 VN	31 FOE_B	
VCCBRAM		8 DXN	23 VREFP	32 FWE_FCS2_B	
VCCADC		9 INIT_B_0	24 VREFN	33 I2C_SCLK	
GNDADC		10 M0_0		34 PERSTN1_I2C_SDA	
n NC		11 M1_0		35 PERSTN0	
E MGTAVCC		12 M2_0		38 SMBALERT	
V MGTAVTT		13 POR_OVERRIDE		36 RS0	
Λ MGTVCCAUX		14 PROGRAM_B_0		37 RS1	
R RSVDGND		15 PUDC_B_0			

ug575_c3_100_030817

Figure 3-104: **FLVA2104 Package—XCVU5P and XCVU7P Configuration/Power Diagram**

FLGA2104 (XCVU9P)



Figure 3-105: **FLGA2104 Package—XCVU9P I/O Bank Diagram**



Figure 3-106: **FLGA2104 Package—XCVU9P Configuration/Power Diagram**

FLVB2104 (XCVU5P and XCVU7P)



Figure 3-107: **FLVB2104 Package—XCVU5P and XCVU7P I/O Bank Diagram**



Figure 3-108: **FLVB2104 Package—XCVU5P and XCVU7P Configuration/Power Diagram**

FLGB2104 (XCVU9P)



Figure 3-109: **FLGB2104 Package—XCVU9P I/O Bank Diagram**



Power Pins	Dedicated Pins	Multi−Function I/O Pins
GND	0 CCLK_0	16 RDWR_FCS_B_0	25 A[16 to 28]
VBATT	2 D00_MOSI_0	17 TCK_0	26 A[00 to 15]_D[16 to 31]
VCCAUX_IO	3 D01_DIN_0	18 TDI_0	27 CSI_ADV_B
VCCAUX	4 D02_0	19 TDO_0	28 DOUT_CSO_B
VCCINT	5 D03_0	20 TMS_0	29 D[04 to 15]
VCCINT_IO	6 DONE_0	21 VP	30 EMCCLK
VCCO	7 DXP	22 VN	31 FOE_B
VCCBRAM	8 DXN	23 VREFP	32 FWE_FCS2_B
VCCADC	9 INIT_B_0	24 VREFN	33 I2C_SCLK
GNDADC	10 M0_0		34 PERSTN1_I2C_SDA
NC	11 M1_0		35 PERSTN0
MGTAVCC	12 M2_0		38 SMBALERT
MGTAVTT	13 POR_OVERRIDE		36 RS0
MGTVCCAUX	14 PROGRAM_B_0		37 RS1
RSVDGND	15 PUDC_B_0		

ug575_c3_100_030817

Figure 3-110: **FLGB2104 Package—XCVU9P Configuration/Power Diagram**

FLGB2104 (XCVU11P)



Figure 3-111: **FLGB2104 Package—XCVU11P I/O Bank Diagram**



Figure 3-112: **FLGB2104 Package—XCVU11P Configuration/Power Diagram**

FHGB2104 (XCVU13P)



Figure 3-113: **FHGB2104 Package—XCVU13P I/O Bank Diagram**



Figure 3-114: **FHGB2104 Package—XCVU13P Configuration/Power Diagram**

FLVC2104 (XCVU5P and XCVU7P)



Figure 3-115: **FLVC2104 Package—XCVU5P and XCVU7P I/O Bank Diagram**



Figure 3-116: **FLVC2104 Package—XCVU5P and XCVU7P Configuration/Power Diagram**

FLGC2104 (XCVU9P)



Figure 3-117: **FLGC2104 Package—XCVU9P I/O Bank Diagram**



Figure 3-118: **FLGC2104 Package—XCVU9P Configuration/Power Diagram**

FHGC2104 (XCVU13P)



Figure 3-119: **FHGC2104 Package—XCVU13P I/O Bank Diagram**



Figure 3-120: **FHGC2104 Package—XCVU13P Configuration/Power Diagram**

FSGD2104 (XCVU9P)



Figure 3-121: **FSGD2104 Package—XCVU9P I/O Bank Diagram**



Figure 3-122: **FSGD2104 Package—XCVU9P Configuration/Power Diagram**

FLGA2577 (XCVU9P)



Figure 3-123: **FLGA2577 Package—XCVU9P I/O Bank Diagram**



Figure 3-124: **FLGA2577 Package—XCVU9P Configuration/Power Diagram**

FLGA2577 (XCVU11P)



Figure 3-125: **FLGA2577 Package—XCVU11P I/O Bank Diagram**



Figure 3-126: **FLGA2577 Package—XCVU11P Configuration/Power Diagram**

FLGA2577 (XCVU13P)



Figure 3-127: **FLGA2577 Package—XCVU13P I/O Bank Diagram**



Figure 3-128: **FLGA2577 Package—XCVU13P Configuration/Power Diagram**

Mechanical Drawings

Summary

This chapter provides mechanical drawings (package specifications) of the UltraScale and UltraScale+ device packages. Table 4-1 is a cross-reference to the mechanical drawings by device and package combination.

Table 4-1: **Cross-Reference to Mechanical Drawings by Package**

Package	Figure	Device				Package Status
FBVA676	Figure 4-1 Figure 4-2	XCKU035	XCKU040			Production
FFVA676	Figure 4-3	XCKU3P	XCKU5P			Production
FFVB676	Figure 4-3	XCKU3P	XCKU5P			Production
RBA676	Figure 4-4	XQKU040				Production
SFVA784	Figure 4-5	XCKU035	XCKU040			Production
SFVB784	Figure 4-6	XCKU3P	XCKU5P			Production
FBVA900	Figure 4-7 Figure 4-8	XCKU035	XCKU040			Production
FFVD900	Figure 4-9	XCKU3P	XCKU5P			Production
		XCKU11P				Evaluation Only
FFVE900	Figure 4-9	XCKU9P				Production
		XCKU13P				Engineering Sample
FFVA1156	Figure 4-10	XCKU025	XCKU035	XCKU040		Production
	Figure 4-11	XCKU060	XCKU095			Production
		XCKU11P				Evaluation Only
	Figure 4-12	XCKU15P				Engineering Sample
RFA1156	Figure 4-13	XQKU040				Production
	Figure 4-14	XQKU060	XQKU095			Production
FFVA1517	Figure 4-15	XCKU060				Production

Table 4-1: **Cross-Reference to Mechanical Drawings by Package *(Cont'd)***

Package	Figure	Device				Package Status
FLVA1517	Figure 4-17	XCKU085	XCKU115			Production
FFVC1517	Figure 4-15	XCKU095	XCVU065	XCVU080	XCVU095	Production
	Figure 4-16	XCVU3P				Production
FFVD1517	Figure 4-15	XCVU080	XCVU095			Production
FLVD1517	Figure 4-17	XCKU115	XCVU125			Production
FFVE1517	Figure 4-16	XCKU11P	XCKU15P			Engineering Sample
RLD1517	Figure 4-18	XQKU115				Production
FFVA1760	Figure 4-19	XCKU15P				Engineering Sample
FFVB1760	Figure 4-20	XCKU095	XCVU080	XCVU095		Production
FLVB1760	Figure 4-21	XCKU085	XCKU115	XCVU125		Production
FFVE1760	Figure 4-22	XCKU15P				Engineering Sample
FLVD1924	Figure 4-23	XCKU115				Production
FLVF1924	Figure 4-23	XCKU085	XCKU115			Production
FLGF1924	Figure 4-24	XCVU11P				Engineering Sample
RLF1924	Figure 4-25	XQKU115				Production
FFVA2104	Figure 4-26	XCVU080	XCVU095			Production
FHGA2104	Figure 4-27	XCVU13P				Engineering Sample
FLVA2104	Figure 4-29	XCKU115	XCVU125			Production
	Figure 4-30	XCVU5P	XCVU7P			Engineering Sample
FLGA2104	Figure 4-31	XCVU9P				Engineering Sample
FFVB2104	Figure 4-26	XCKU095	XCVU080	XCVU095		Production
FHGB2104	Figure 4-28	XCVU13P				Engineering Sample
FLVB2104	Figure 4-29	XCKU115	XCVU125			Production
	Figure 4-30	XCVU5P	XCVU7P			Engineering Sample
FLGB2104	Figure 4-32	XCVU160	XCVU190			Production
	Figure 4-33	XCVU9P				Engineering Sample
	Figure 4-33	XCVU11P				Evaluation Only

Table 4-1: **Cross-Reference to Mechanical Drawings by Package *(Cont'd)***

Package	Figure	Device			Package Status
FFVC2104	Figure 4-34	XCVU095			Production
FHGC2104	Figure 4-28	XCVU13P			Engineering Sample
FLGC2104	Figure 4-32	XCVU160	XCVU190		Production
	Figure 4-35	XCVU9P			Engineering Sample
	Figure 4-33	XCVU11P			Evaluation Only
FLVC2104	Figure 4-36	XCVU125			Production
	Figure 4-37	XCVU5P	XCVU7P		Engineering Sample
FIGD2104		XCVU13P			Evaluation Only
FSGD2104	Figure 4-38	XCVU9P			Engineering Sample
		XCVU11P			Evaluation Only
FLGB2377	Figure 4-39	XCVU440			Production
FLGA2577	Figure 4-40	XCVU190			Production
	Figure 4-41	XCVU9P	XCVU13P		Engineering Sample
	Figure 4-42	XCVU11P			Engineering Sample
FLGA2892	Figure 4-43	XCVU440			Production

FBVA676 Lidless Flip-Chip, Fine-Pitch BGA (XCKU035 and XCKU040)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	2.31	2.51	2.71	
A_1	0.40	0.50	0.60	
A_2	1.81	2.01	2.21	
D/E	27.00 BASIC			
D_1/E_1	25.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~	~	0.20	
ccc	~	~	0.25	
ddd	~	~	0.25	
eee	~	~	0.10	
M	26			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M–1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MS–034
4. SEE NEXT PAGE FOR CHIP CAPACITOR LOCATION DIMENSIONS

ug575_c4_01_082014

Figure 4-1: **Package Dimensions for FBVA676 (XCKU035 and XCKU040)**

CHIP CAPACITOR LAYOUT



PACKAGE INFORMATION	DESCRIPTION	
PACKAGE TYPE	FBVA676	
DEVICE TYPE	KU040	
DIE SIZE (mm)	F1	16.29
	G1	11.36
DIE KEEPOUT AREA (mm)	J1	20.29
	H1	17.36

ug575_c4_02_082014

Figure 4-2: **FBVA676 Package (XCKU035 and XCKU040) Die Dimensions with Capacitor Locations**

FFVA676 and FFVB676 Flip-Chip, Fine-Pitch BGA (XCKU3P and XCKU5P)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.12	3.31	3.52	
A_1	0.40	0.50	0.60	
A_2	2.61	2.81	3.01	
D/E	27.00 BASIC			
D_1/E_1	25.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~	~	0.20	
ccc	~	~	0.25	
ddd	~	~	0.25	
eee	~	~	0.10	
M	26			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M–1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–AAL–1

ug575_c4_ffva676_ffvb676_ku3p_ku5p_041917

Figure 4-3: **Package Dimensions for FFVA676 and FFVB676 (XCKU3P and XCKU5P)**

RBA676 Ruggedized Flip-Chip, Fine-Pitch BGA (XQKU040)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.04	3.24	3.44	
A_1	0.40	0.50	0.60	
A_2	2.54	2.74	2.94	
D/E	27.00 BASIC			
D_1/E_1	25.00 REF			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.20	
ccc			0.25	
ddd			0.25	
eee			0.10	
M	26			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M–1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MS–034–AAL–1

ug575_c4_r1_032417

Figure 4-4: **Package Dimensions for RBA676 (XQKU040)**

SFVA784 Flip-Chip, Chip-Scale (0.8 mm) BGA (XCKU035 and XCKU040)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.12	3.32	3.52	
A_1	0.36	0.40	0.44	
A_2	2.72	2.92	3.12	
D/E	23.00 BASIC			
D_1/E_1	21.60 BASIC			
e	0.80 BASIC			
øb	0.45	0.50	0.55	
aaa			0.12	
ccc			0.20	
ddd			0.15	
eee			0.08	
M	28			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M–1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MO–216 BAU–1

ug575_c4_23_070615

Figure 4-5: **Package Dimensions for SFVA794 (XCKU035 and XCKU040)**

SFVB784 Flip-Chip, Chip-Scale (0.8 mm) BGA (XCKU3P and XCKU5P)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	2.92	3.12	3.32	
A_1	0.36	0.40	0.44	
A_2	2.52	2.72	2.92	
D/E	23.00 BASIC			
D_1/E_1	21.60 BASIC			
e	0.80 BASIC			
øb	0.45	0.50	0.55	
aaa			0.20	
ccc			0.20	
ddd			0.15	
eee			0.08	
M	28			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M–1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MO–216 BAU–1

ug575_c4_sfvb784_ku3p_ku5p_041917

Figure 4-6: **Package Dimensions for SFVB794 (XCKU3P and XCKU5P)**

FBVA900 Lidless Flip-Chip, Fine-Pitch BGA (XCKU035 and XCKU040)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	2.40	2.60	2.80	
A_1	0.40	0.50	0.60	
A_2	1.90	2.10	2.30	
D/E	31.00 BASIC			
D_1/E_1	29.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~	~	0.20	
ccc	~	~	0.35	
ddd	~	~	0.30	
eee	~	~	0.10	
M	30			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M–1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MS–034 (DEPOPULATED)
4. SEE NEXT PAGE FOR CHIP CAPACITOR LOCATION DIMENSIONS

ug575_c4_24_041615

Figure 4-7: **Package Dimensions for FBVA900 (XCKU035 and XCKU040)**



PACKAGE INFORMATION	DESCRIPTION	
PACKAGE TYPE	FBVA900	
DEVICE TYPE	KU040	
DIE SIZE (mm)	F1	16.30
	G1	11.36
DIE KEEPOUT AREA (mm)	J1	20.30
	H1	17.36

Figure 4-8: **FBVA900 Package (XCKU035 and XCKU040) Die Dimensions with Capacitor Locations**

FFVD900 (XCKU3P and XCKU5P) and FFVE900 (XCKU9P and XCKU13P) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.02	3.22	3.42	
A_1	0.40	0.50	0.60	
A_2	2.52	2.72	2.92	
D/E	31.00 BASIC			
D_1/E_1	29.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.20	
ccc			0.35	
ddd			0.30	
eee			0.10	
M	30			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M–1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MS–034 (DEPOPULATED)

ug575_c4_16_041716

Figure 4-9: **Package Dimensions for FFVD900 (XCKU3P and XCKU5P) and FFVE900 (XCKU9P and XCKU13P)**

FFVA1156 Flip-Chip, Fine-Pitch BGA (XCKU025, XCKU035, and XCKU040)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.02	3.22	3.42	
A_1	0.40	0.50	0.60	
A_2	2.52	2.72	2.92	
D/E	35.00 BASIC			
D_1/E_1	33.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	4
aaa	~~	~~	0.20	
ccc	~~	~~	0.35	
ddd	~~	~~	0.30	
eee	~~	~~	0.10	
M	34			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M–1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MS–034–AAR–1
4. ACTUAL SOLDER BALL COUNT = 1156

ug575_c4_05_041716

Figure 4-10: **Package Dimensions for FFVA1156 (XCKU025, XCKU035, and XCKU040)**

FFVA1156 Flip-Chip, Fine-Pitch BGA (XCKU060 and XCKU095)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.11	3.31	3.51	
A_1	0.40	0.50	0.60	
A_2	2.61	2.81	3.01	
D/E	35.00 BASIC			
D_1/E_1	33.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	4
aaa	~	~	0.20	
ccc	~	~	0.35	
ddd	~	~	0.30	
eee	~	~	0.10	
M	34			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M–1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MS–034–AAR–1
4. ACTUAL SOLDER BALL COUNT = 1156

ug575_c4_06_041716

Figure 4-11: **Package Dimensions for FFVA1156 (XCKU060 and XCKU095)**

FFVA1156 Flip-Chip, Fine-Pitch BGA (XCKU15P)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.31	3.51	3.71	
A_1	0.40	0.50	0.60	
A_2	2.81	3.01	3.21	
D/E	35.00 BASIC			
D_1/E_1	33.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~	~	0.20	
ccc	~	~	0.35	
ddd	~	~	0.30	
eee	~	~	0.10	
M	34			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M–1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE
3. CONFORMS TO JEDEC MS–034–AAR–1

ug575_c4_ffva1156_ku15p_041917

Figure 4-12: **Package Dimensions for FFVA1156 (XCKU15P)**

RFA1156 Ruggedized Flip-Chip, Fine-Pitch BGA (XQKU040)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.22	3.42	3.62	
A_1	0.40	0.50	0.60	
A_2	2.72	2.92	3.12	
D/E	35.00 BASIC			
D_1/E_1	33.00 REF			
e	1.00 BASIC			
øb	0.50	0.60	0.70	4
aaa			0.20	
ccc			0.35	
ddd			0.30	
eee			0.10	
M	34			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M–1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–AAR–1
4. ACTUAL SOLDER BALL COUNT = 1156

ug575_c4_r2_032417

Figure 4-13: **Package Dimensions for RFA1156 (XQKU040)**

RFA1156 Ruggedized Flip-Chip, Fine-Pitch BGA (XQKU060 and XQKU095)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.32	3.52	3.72	
A_1	0.40	0.50	0.60	
A_2	2.82	3.02	3.22	
D/E	35.00 BASIC			
D_1/E_1	33.00 REF			
e	1.00 BASIC			
øb	0.50	0.60	0.70	4
aaa			0.20	
ccc			0.35	
ddd			0.30	
eee			0.10	
M	34			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M–1994
2. SYMBOL 'M' IS THE BALL MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–AAR–1
4. ACTUAL SOLDER BALL COUNT = 1156

ug575_c4_r3_032417

Figure 4-14: **Package Dimensions for RFA1156 (XQKU060 and XQKU095)**

FFVA1517, FFVC1517, and FFVD1517 Flip-Chip, Fine-Pitch BGA (XCKU060, XCKU095, XCVU065, XCVU080, XCVU095)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.11	3.31	3.51	
A_1	0.40	0.50	0.60	
A_2	2.61	2.81	3.01	
D/E	40.00 BASIC			
D_1/E_1	38.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~	~	0.20	
bbb	~	~	0.25	
ddd	~	~	0.25	
eee	~	~	0.10	
M		39		2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–AAU–1 (DEPOPULATED)

ug575_c4_07_041816

Figure 4-15: **Package Dimensions for FFVA1517 (XCKU060), FFVC1517 (XCKU095, XCVU065, XCVU080, and XCVU095) and FFVD1517 (XCVU080 and XCVU095)**

FFVC1517 (XCVU3P) and FFVE1517 (XCKU11P and XCKU15P) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.11	3.31	3.51	
A_1	0.40	0.50	0.60	
A_2	2.61	2.81	3.01	
D/E	40.00 BASIC			
D_1/E_1	38.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~	~	0.20	
bbb	~	~	0.25	
ddd	~	~	0.25	
eee	~	~	0.10	
M		39		2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–AAU–1 (DEPOPULATED)

Figure 4-16: **Package Dimensions for FFVC1517 (XCVU3P) and FFVE1517 (XCKU11P and XCKU15P)**

FLVA1517 (XCKU085 and XCKU115) and FLVD1517 (XCKU115 and XCVU125) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.69	3.89	4.09	
A_1	0.40	0.50	0.60	
A_2	3.19	3.39	3.59	
D/E	40.00 BASIC			
D_1/E_1	38.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~	~	0.30	
bbb	~	~	0.25	
ddd	~	~	0.25	
eee	~	~	0.10	
M		39		2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–AAU–1 (DEPOPULATED)

ug575_c4_08_010715

Figure 4-17: **Package Dimensions for FLVA1517 (XCKU085 and XCKU115) and FLVD1517 (XCKU115 and XCVU125)**

RLD1517 Ruggedized Flip-Chip, Fine-Pitch BGA (XQKU115)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.74	3.94	4.14	
A_1	0.40	0.50	0.60	
A_2	3.24	3.44	3.64	
D/E	40.00 BASIC			
D_1/E_1	38.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.30	
bbb			0.25	
ddd			0.25	
eee			0.10	
M		39		2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–AAU–1 (DEPOPULATED)

ug575_c4_r4_032417

Figure 4-18: **Package Dimensions for RLD1517 (XQKU115)**

FFVA1760 Flip-Chip, Fine-Pitch BGA (XCKU15P)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.31	3.51	3.71	
A_1	0.40	0.50	0.60	
A_2	2.81	3.01	3.21	
D/E	42.50 BASIC			
D_1/E_1	41.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	—	—	0.20	
bbb	—	—	0.25	
ddd	—	—	0.25	
eee	—	—	0.10	
M	42			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–AAV–1 (DEPOPULATED)

ug575_c4_ffva1760_ku15p_041917

Figure 4-19: **Package Dimensions for FFVA1760 (XCKU15P)**

FFVB1760 Flip-Chip, Fine-Pitch BGA (XCKU095, XCVU080, and XCVU095)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.31	3.51	3.71	
A_1	0.40	0.50	0.60	
A_2	2.81	3.01	3.21	
D/E	42.50 BASIC			
D_1/E_1	41.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~~	~~	0.20	
bbb	~~	~~	0.25	
ddd	~~	~~	0.25	
eee	~~	~~	0.10	
M	42			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–AAV–1 (DEPOPULATED)

ug575_c4_09_041617

Figure 4-20: **Package Dimensions for FFVB1760 (XCKU095, XCVU080, and XCVU095)**

FLVB1760 Flip-Chip, Fine-Pitch BGA (XCKU085, XCKU115, and XCVU125)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.71	3.91	4.11	
A_1	0.40	0.50	0.60	
A_2	3.21	3.41	3.61	
D/E	42.50 BASIC			
D_1/E_1	41.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~	~	0.30	
bbb	~	~	0.25	
ddd	~	~	0.25	
eee	~	~	0.10	
M	42			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–AAV–1 (DEPOPULATED)

ug575_c4_111_041615

Figure 4-21: **Package Dimensions for FLVB1760 (XCKU085, XCKU115, and XCVU125)**

FFVE1760 Flip-Chip, Fine-Pitch BGA (XCKU15P)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.31	3.51	3.71	
A_1	0.40	0.50	0.60	
A_2	2.81	3.01	3.21	
D/E	42.50 BASIC			
D_1/E_1	41.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.20	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	42			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–AAV–1 (DEPOPULATED)

ug575_c4_ffve1760_ku15p_042017

Figure 4-22: **Package Dimensions for FFVE1760 (XCKU15P)**

FLVD1924 (XCKU115) and FLVF1924 (XCKU085 and XCKU115) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.73	3.93	4.13	
A_1	0.40	0.50	0.60	
A_2	3.23	3.43	3.63	
D/E	45.00 BASIC			
D_1/E_1	43.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.30	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	44			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–AAW–1 (DEPOPULATED) EXCEPT FOR DIMENSION "aaa"

ug575_c4_10_010715

Figure 4-23: **Package Dimensions for FLVD1924 (XCKU115) and FLVF1924 (XCKU085 and XCKU115)**

FLGF1924 (XCVU11P) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.84	4.04	4.24	
A_1	0.40	0.50	0.60	
A_2	3.34	3.54	3.74	
D/E	45.00 BASIC			
D_1/E_1	43.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.30	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	44			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–AAW–1 (DEPOPULATED)

ug575_c4_flgf1924_040217

Figure 4-24: **Package Dimensions for FLFG1924 (XCVU11P)**

RLF1924 (XQKU115) Ruggedized Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.75	3.95	4.15	
A_1	0.40	0.50	0.60	
A_2	3.25	3.45	3.65	
D/E	45.00 BASIC			
D_1/E_1	43.00 REF			
e	1.00 BASIC			
øb	0.50	0.60	0.70	3
aaa			0.30	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	44			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. ACTUAL SOLDER BALL COUNT = 1924
4. CONFORMS TO JEDEC MS–034–AAW–1 (DEPOPULATED)

ug575_c4_r5_032417

Figure 4-25: **Package Dimensions for RLF1924 (XQKU115)**

FFVA2104 (XCVU080 and XCVU095) and FFVB2104 (XCKU095, XCVU080, and XCVU095) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.46	3.66	3.86	
A_1	0.40	0.50	0.60	
A_2	2.96	3.16	3.36	
D/E	47.50 BASIC			
D_1/E_1	45.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.20	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	46			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034 AAY–2 (DEPOPULATED)

ug575_c4_11_010715

Figure 4-26: **Package Dimensions for FFVA2104 (XCVU080, and XCVU095) and FFVB2104 (XCKU095, XCVU080, and XCVU095)**

FHGA2104 (XCVU13P) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.84	4.04	4.24	
A_1	0.40	0.50	0.60	
A_2	3.34	3.54	3.74	
D/E	52.50 BASIC			
D_1/E_1	45.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.30	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	46			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–ABF–2 (DEPOPULATED) EXCEPT FOR DIMENSION "aaa"

ug575_c4_fhga2104_vu13p_041917

Figure 4-27: **Package Dimensions for FHGA2104 (XCVU13P)**

FHGB2104 (XCVU13P) and FHGC2104 (XCVU13P) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.92	4.12	4.32	
A_1	0.40	0.50	0.60	
A_2	3.42	3.62	3.82	
D/E	52.50 BASIC			
D_1/E_1	45.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~	~	0.30	
bbb	~	~	0.25	
ddd	~	~	0.25	
eee	~	~	0.10	
M	46			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–ABF–2 (DEPOPULATED) EXCEPT FOR DIMENSION "aaa"

ug575_c4_fhgb2104_fhgc2104_vu13p_041917

Figure 4-28: **Package Dimensions for FHGB2104 (XCVU13P) and FHGC2104 (XCVU13P)**

FLVA2104 (XCKU115 and XCVU125) and FLVB2104 (XCKU115 and XCVU125) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.71	3.91	4.11	
A_1	0.40	0.50	0.60	
A_2	3.21	3.41	3.61	
D/E	47.50 BASIC			
D_1/E_1	45.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~	~	0.30	
bbb	~	~	0.25	
ddd	~	~	0.25	
eee	~	~	0.10	
M	46			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034 AAY–2 (DEPOPULATED)

ug575_c4_114_041615

Figure 4-29: **Package Dimensions for FLVA2104 (XCKU115 and XCVU125) and FLVB2104 (XCKU115 and XCVU125)**

FLVA2104 (XCVU5P and XCVU7P) and FLVB2104 (XCVU5P and XCVU7P) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.71	3.91	4.11	
A_1	0.40	0.50	0.60	
A_2	3.21	3.41	3.61	
D/E	47.50 BASIC			
D_1/E_1	45.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~	~	0.30	
bbb	~	~	0.25	
ddd	~	~	0.25	
eee	~	~	0.10	
M	46			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034 AAY–2 (DEPOPULATED)

ug575_c4_flvx_040217

Figure 4-30: **Package Dimensions for FLVA2104 (XCVU5P and XCVU7P) and FLVB2104 (XCVU5P and XCVU7P)**

FLGA2104 (XCVU9P) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.84	4.04	4.24	
A_1	0.40	0.50	0.60	
A_2	3.34	3.54	3.74	
D/E	47.50 BASIC			
D_1/E_1	45.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~	~	0.30	
bbb	~	~	0.25	
ddd	~	~	0.25	
eee	~	~	0.10	
M	46			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034 AAY–2 (DEPOPULATED)

ug575_c4_flga2104_040217

Figure 4-31: **Package Dimensions for FLGA2104 (XCVU9P)**

FLGB2104 (XCVU160 and XCVU190) and FLGC2104 (XCVU160 and XCVU190) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.92	4.12	4.32	
A_1	0.40	0.50	0.60	
A_2	3.42	3.62	3.82	
D/E	47.50 BASIC			
D_1/E_1	45.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~	~	0.30	
bbb	~	~	0.25	
ddd	~	~	0.25	
eee	~	~	0.10	
M	46			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034 AAY–2 (DEPOPULATED)

ug575_c4_115_120215

Figure 4-32: **Package Dimensions for FLGB2104 (XCVU160 and XCVU190) and FLGC2104 (XCVU160 and XCVU190)**

FLGB2104 (XCVU9P and XCVU11P) and FLGC2104 (XCVU11P) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.92	4.12	4.32	
A_1	0.40	0.50	0.60	
A_2	3.42	3.62	3.82	
D/E	47.50 BASIC			
D_1/E_1	45.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.30	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	46			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034 AAY–2 (DEPOPULATED)

ug575_c4_flgb_vu9p_vu11p_040417

Figure 4-33: **Package Dimensions for FLGB2104 (XCVU9P and XCVU11P) and FLGC2104 (XCVU11P)**

FFVC2104 (XCVU095) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.64	3.84	4.04	
A_1	0.40	0.50	0.60	
A_2	3.14	3.34	3.54	
D/E	47.50 BASIC			
D_1/E_1	45.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa	~	~	0.20	
bbb	~	~	0.25	
ddd	~	~	0.25	
eee	~	~	0.10	
M	46			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034 AAY–2 (DEPOPULATED)

ug575_c4_18_041716

Figure 4-34: **Package Dimensions for FFVC2104 (XCVU095)**

FLGC2104 (XCVU9P) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.84	4.04	4.24	
A_1	0.40	0.50	0.60	
A_2	3.34	3.54	3.74	
D/E	47.50 BASIC			
D_1/E_1	45.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.30	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	46			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034 AAY–2 (DEPOPULATED)

ug575_c4_flgc_vu9p_040417

Figure 4-35: **Package Dimensions for FLGC2104 (XCVU9P)**

FLVC2104 (XCVU125) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.89	4.09	4.29	
A_1	0.40	0.50	0.60	
A_2	3.39	3.59	3.79	
D/E	47.50 BASIC			
D_1/E_1	45.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.30	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	46			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034 AAY–2 (DEPOPULATED)

ug575_c4_117_041615

Figure 4-36: **Package Dimensions for FLVC2104 (XCVU125)**

FLVC2104 (XCVU5P and XCVU7P) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.71	3.91	4.11	
A_1	0.40	0.50	0.60	
A_2	3.21	3.41	3.61	
D/E	47.50 BASIC			
D_1/E_1	45.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.30	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	46			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034 AAY–2 (DEPOPULATED)
4. APPLIES TO DEVICE VU7P PACKAGE

ug575_c4_flvc2104_vu5p_vu7p_041917

Figure 4-37: **Package Dimensions for FLVC2104 (XCVU5P and XCVU7P)**

FSGD2104 (XCVU9P) Flip-Chip, Fine-Pitch BGA



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	4.19	4.39	4.59	
A_1	0.40	0.50	0.60	
A_2	3.69	3.89	4.09	
A_3	1.06	1.16	1.26	
D/E	47.50 BASIC			
D_1/E_1	45.00 BASIC			
e	1.00 BASIC			
Øb	0.50	0.60	0.70	
aaa	~	~	0.30	
bbb	~	~	0.25	
ddd	~	~	0.25	
eee	~	~	0.10	
M	46			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034 AAY–2 (DEPOPULATED)

ug575_c4_fsgd2104_040217

Figure 4-38: **Package Dimensions for FSGD2104 (XCVU9P)**

FLGB2377 Flip-Chip, Fine-Pitch BGA (XCVU440)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.73	3.93	4.13	
A_1	0.40	0.50	0.60	
A_2	3.23	3.43	3.63	
D/E	50.00 BASIC			
D_1/E_1	48.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.30	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	49			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE
3. CONFORMS TO JEDEC REFERENCE MS–034–ABA–1 (DEPOPULATED) EXCEPT FOR DIMENSION "aaa"

ug575_c4_12_100615

Figure 4-39: **Package Dimensions for FLGB2377 (XCVU440)**

FLGA2577 Flip-Chip, Fine-Pitch BGA (XCVU190)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.91	4.11	4.31	
A_1	0.40	0.50	0.60	
A_2	3.41	3.61	3.81	
D/E	52.50 BASIC			
D_1/E_1	50.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.30	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	51			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–ABF–2 (DEPOPULATED) EXCEPT FOR DIMENSION "aaa"

ug575_c4_13_101215

Figure 4-40: **Package Dimensions for FLGA2577 (XCVU190)**

FLGA2577 Flip-Chip, Fine-Pitch BGA (XCVU9P and XCVU13P)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.84	4.04	4.24	
A_1	0.40	0.50	0.60	
A_2	3.34	3.54	3.74	
D/E	52.50 BASIC			
D_1/E_1	50.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.30	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	51			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–ABF–2 (DEPOPULATED) EXCEPT FOR DIMENSION "aaa"
4. THS PACKAGE APPLIES TO UltraScale+ XCVU9P & XCVU13P DEVICES

ug575_c4_flga2577_040217

Figure 4-41: **Package Dimensions for FLGA2577 (XCVU9P and XCVU13P)**

FLGA2577 Flip-Chip, Fine-Pitch BGA (XCVU11P)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.74	3.94	4.14	
A_1	0.40	0.50	0.60	
A_2	3.24	3.44	3.64	
D/E	52.50 BASIC			
D_1/E_1	50.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.30	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	51			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE.
3. CONFORMS TO JEDEC MS–034–ABF–2 (DEPOPULATED) EXCEPT FOR DIMENSION "aaa"

ug575_c4_flga2577_vu11p_040217

Figure 4-42: **Package Dimensions for FLGA2577 (XCVU11P)**

FLGA2892 Flip-Chip, Fine-Pitch BGA (XCVU440)



SYMBOL	MILLIMETERS			NOTE
	MIN.	NOM.	MAX.	
A	3.73	3.93	4.13	
A_1	0.40	0.50	0.60	
A_2	3.23	3.43	3.63	
D/E	55.00 BASIC			
D_1/E_1	53.00 BASIC			
e	1.00 BASIC			
øb	0.50	0.60	0.70	
aaa			0.30	
bbb			0.25	
ddd			0.25	
eee			0.10	
M	54			2

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M–1994
2. SYMBOL "M" IS THE PIN MATRIX SIZE
3. CONFORMS TO JEDEC MS–034 ABG–1 (DEPOPULATED) EXCEPT FOR DIMENSION "aaa"

ug575_c4_14_100615

Figure 4-43: **Package Dimensions for FLGA2892 (XCVU440)**

Package Marking

Introduction

The package top-markings for the UltraScale™ and UltraScale+™ devices are similar to the examples shown in Figure 5-1, Figure 5-2, Figure 5-3, and Figure 5-4. Figure 5-1 and Figure 5-2 show both old and changed top markings. In addition to the markings explained in Table 5-1, refer to the *FAQ: Top Marking Change for 7 Series, UltraScale, and UltraScale+ Products* (XTP424) [Ref 11].



Figure 5-1: **Kintex UltraScale Device Package Marking**



Figure 5-2: **Virtex UltraScale Device Package Marking**



Figure 5-3: **Kintex UltraScale+ Device Package Marking**



Figure 5-4: **Virtex UltraScale+ Device Package Marking**

Table 5-1: **Xilinx Device Marking Definition—Example**

Item	Definition	
Xilinx Logo	Xilinx logo, Xilinx name with trademark, and trademark-registered status.	
Family Brand Logo	Device family name with trademark and trademark-registered status. This line is optional and could appear blank.	
1st Line	Device name.	
2nd Line	• Package code: **FF** 1st digit: F for flip-chip BGA, S for flip-chip BGA with 0.8 mm ball pitch. 2nd digit: F for lidded, L for lidded SSI, B for lidless, H for overhang SSI. • 3rd digit: Pb-free code: **V** for RoHS 6/6 or G for RoHS 6/6 with exemption 15. All commercial (XC) UltraScale Architecture devices have Pb-free RoHS compliant packaging. For more details on Xilinx Pb-free and RoHS compliant products, see: www.xilinx.com/pbfree. • 4th digit: This is the pin out (net list) identifier. • 5th–8th digits: These are the physical pin count identifiers: **A1156** and **D1924** are shown in the Figure 5-1 and Figure 5-2 example marking drawings. Example: A package code of FFVA1517 and FFVC1517 means they have a different pinout (net list) but the same physical ball count and physical dimensions. • Three letter circuit design revision, the location code for the wafer fab, and the geometry code (**xxx**). Designated as the mask code in some figures. • Date code: **YYWW**	
3rd Line	Ten alphanumeric characters for assembly location, 7-digit lot number, and step information. The last digit is usually an A or an M if a stepping version does not exist.	
4th Line	Device speed grade (**1**) and temperature operating range (**C**). If a bar code is present on the device, the 4th line might be blank or unmarked. In this case, refer to the bar code for speed grade and temperature range information. For more information on the ordering codes, see the *UltraScale Architecture and Product Overview* (DS890) [Ref 1]. Other variations for the 4th line:	
	L1I	The L1I indicates a -1LI device. The -1LI speed grade offers reduced maximum power consumption. For more information, see the specific device's data sheet [Ref 2].
	1C xxxx	The xxxx indicates a 4-digit SCD device option. An SCD is a special ordering code that is not always marked in the device top mark.
	1C ES 2E ES L1I ES	The addition of an ES after the operating temperature range code indicates an engineering sample.
Bar Code	A device-specific bar code is marked on each device. Refer to the *FAQ: Top Marking Change for 7 Series, UltraScale, and UltraScale+ Products* (XTP424) [Ref 11].	

Packing and Shipping

Introduction

The UltraScale and UltraScale+ devices are packed in trays. Trays are used to pack most of Xilinx surface-mount devices since they provide excellent protection from mechanical damage. In addition, they are manufactured using anti-static material to provide limited protection against ESD damage and can withstand a bake temperature of 125°C. The maximum operating temperature is 140°C.

Table 6-1: **Standard Device Counts per Tray and Box**

Package	Maximum Number of Devices Per Tray	Maximum Number of Units In One Internal Box
FBVA676, RBA676	40	200
FFVA676, FFVB676	40	200
SFVA784, SFVB784	60	300
FBVA900	27	135
FFVD900, FFVE900	27	135
FFVA1156, RFA1156	24	120
FFVA1517, FFVC1517, FFVD1517, FFVE1517	21	105
FLVA1517, FLVD1517, RLD1517	21	63
FFVA1760, FFVB1760, FFVE1760	12	60
FLVB1760	12	36
FLVD1924, FLVF1924, RLF1924	12	36
FLGF1924	12	36
FFVA2104, FLVA2104, FLGA2104 FFVB2104, FLVB2104, FLGB2104 FFVC2104, FLVC2104, FLGC2104	12	36
FHGA2104, FHGB2104, FHGC2104	12	36
FLGB2377	10	30
FLGA2577	10	30
FLGA2892	10	30

Soldering Guidelines

Soldering Guidelines

To implement and control the production of surface-mount assemblies, the dynamics of the Pb-free solder reflow process and how each element of the process is related to the end result must be thoroughly understood.

RECOMMENDED: *Xilinx recommends that customers qualify their custom PCB assembly processes using package samples.*

The primary phases of the Pb-free reflow process are:

- Melting the particles in the solder paste
- Wetting the surfaces to be joined
- Solidifying the solder into a strong metallurgical bond

The peak reflow temperature of a plastic surface-mount component (PSMC) body should not be more than 250°C maximum (260°C for dry rework only) for Pb-free packages (220°C for eutectic packages), and is package size dependent. For multiple BGAs in a single board and because of surrounding component differences, Xilinx recommends checking all BGA sites for varying temperatures.

The infrared reflow (IR) process is strongly dependent on equipment and loading. Components might overheat due to lack of thermal constraints. Unbalanced loading can lead to significant temperature variation on the board. These guidelines are intended to assist users in avoiding damage to the components; the actual profile should be determined by those using these guidelines. For complete information on package moisture / reflow classification and package reflow conditions, refer to the Joint IPC/JEDEC Standard J-STD-020C.

Sn/Pb Reflow Soldering

Figure 7-1 shows typical conditions for solder reflow processing of Sn/Pb soldering using IR/convection. Both IR and convection furnaces are used for BGA assembly. The moisture sensitivity of PSMCs must be verified prior to surface-mount flow.



Figure 7-1: **Typical Conditions for IR Reflow Soldering of Sn/Pb Solder**

Notes for Figure 7-1:

1. Maximum temperature range = 220°C (body). Minimum temperature range before 205°C (leads/balls).
2. Preheat drying transition rate 2–4°C/s.
3. Preheat dwell 95–180°C for 120–180 seconds.
4. IR reflow must be performed on dry packages.

Pb-Free Reflow Soldering

Xilinx uses SnAgCu solder balls for BGA packages. In addition, suitable material are qualified for the higher reflow temperatures (250°C maximum, 260°C for dry rework only) required by Pb-free soldering processes.

Xilinx does not recommend soldering SnAgCu BGA packages with SnPb solder paste using a Sn/Pb soldering process. Traditional Sn/Pb soldering processes have a peak reflow temperature of 220°C. At this temperature range, the SnAgCu BGA solder balls do not properly melt and wet to the soldering surfaces. As a result, reliability and assembly yields can be compromised.

The optimal profile must take into account the solder paste/flux used, the size of the board, the density of the components on the board, and the mix between large components and smaller, lighter components. Profiles should be established for all new board designs using thermocouples at multiple locations on the component. In addition, if there is a mixture of devices on the board, then the profile should be checked at various locations on the board. Ensure that the minimum reflow temperature is reached to reflow the larger components and at the same time, the temperature does not exceed the threshold temperature that might damage the smaller, heat sensitive components.

Table 7-1 and Figure 7-2 provide guidelines for profiling Pb-free solder reflow. In general, a gradual, linear ramp into a spike has been shown by various sources to be the optimal reflow profile for Pb-free solders (Figure 7-2). This profile has been shown to yield better wetting and less thermal shock than conventional ramp-soak-spike profile for the Sn/Pb system. SnAgCu alloy reaches full liquidus temperature at 235°C. When profiling, identify the possible locations of the coldest solder joints and ensure that those solder joints reach a minimum peak temperature of 235°C for at least 10 seconds. Reflowing at high peak temperatures of 260°C and above can damage the heat sensitive components and cause the board to warp. Users should reference the latest IPC/JEDEC J-STD-020 standard for the allowable peak temperature on the component body. The allowable peak temperature on the component body is dependent on the size of the component. Refer to Table 7-2 for peak package reflow body temperature information. In any case, use a reflow profile with the lowest peak temperature possible.

Table 7-1: **Pb-Free Reflow Soldering Guidelines**

Profile Feature	Convection, IR/Convection
Ramp-up rate	2°C/s maximum
Preheat Temperature 150°–200°C	60–120 seconds
Temperature maintained above 217°C	60–150 seconds (60–90 seconds typical)
Time within 5°C of actual peak temperature	30 seconds maximum
Peak Temperature (lead/ball)	235°C minimum, 245°C typical (depends on solder paste, board size, component mixture)
Peak Temperature (body)	250°C, package body size dependent (see specific device data sheet [Ref 2])
Ramp-down Rate	2°C/s maximum
Time 25°C to Peak Temperature	3.5 minutes minimum, 5.0 minutes typical, 8 minutes maximum



Figure 7-2: **Typical Conditions for Pb-Free Reflow Soldering**

Table 7-2: **Peak Package Reflow Body Temperature for Xilinx Packages (Based on J-STD-020 Standard)**

Package		Peak Package Reflow Body Temperature[1]	JEDEC Moisture Sensitivity Level (MSL)
BGA			
Flip-Chip	FBVA676 FFVA676, FFVB676 SFVA784, SFVB784 FBVA900 FFVD900, FFVE900 FFVA1156 FFVA1517, FLVA1517, FFVC1517, FFVD1517, FLVD1517, FFVE1517 FFVA1760, FFVB1760, FLVB1760, FFVE1760 FLVD1924, FLVF1924, FLGF1924 FFVA2104, FLVA2104, FLGA2104, FHGA2104 FFVB2104, FLVB2104, FLGB2104, FHGB2104 FFVC2104, FLVC2104, FLGC2104, FHGC2104 FLGB2377 FLGA2577 FLGA2892	Mass reflow: 250°C Dry rework: 260°C	4
	RBA676 RFA1156 RLD1517 RLF1924	225°C	4

Notes:

1. See the specific *UltraScale and UltraScale+ device data sheets* [Ref 2] for the most up-to-date specifications.

For sophisticated boards with a substantial mix of large and small components, it is critical to minimize the ΔT across the board (<10°C) to minimize board warpage and thus, attain higher assembly yields. Minimizing the ΔT is accomplished by using a slower rate in the warm-up and preheating stages. Xilinx recommends a heating rate of less than 1°C/s during the preheating and soaking stages, in combination with a heating rate of not more than 3°C/s throughout the rest of the profile.

It is also important to minimize the temperature gradient on the component, between top surface and bottom side, especially during the cooling down phase. The key is to optimize cooling while maintaining a minimal temperature differential between the top surface of the package and the solder joint area. The temperature differential between the top surface of the component and the solder balls should be maintained at less than 7°C during the critical region of the cooling phase of the reflow process. This critical region is in the part of the cooling phase where the balls are not completely solidified to the board yet, usually

between the 200°C–217°C range. To efficiently cool the parts, divide the cooling section into multiple zones, with each zone operating at different temperatures.

Post Reflow/Cleaning/Washing

Many PCB assembly subcontractors use a no-clean process in which no post-assembly washing is required. Although a no-clean process is recommended, if cleaning is required, Xilinx recommends a water-soluble paste and a washer using a deionized-water. Baking after the water wash is recommended to prevent fluid accumulation.

Cleaning solutions or solvents are not recommended because some solutions contain chemicals that can compromise the lid adhesive, thermal compound, or components inside the package.

Conformal Coating

Xilinx has no information about the reliability of flip-chip BGA packages on a board after exposure to conformal coating. Any process using conformal coating should be qualified for the specific use case to cover the materials and process steps.

RECOMMENDED: *When a conformal coating is required, Parylene-based material should be used to avoid potential risk of weakening the lid adhesive used in Xilinx packages.*

Recommended PCB Design Rules for BGA Packages

BGA Packages

Xilinx provides the diameter of a land pad on the package side. This information is required prior to the start of the board layout so the board pads can be designed to match the component-side land geometry. The typical values of these land pads are described in Figure 8-1 and summarized in Table 8-1 for 1.0 mm pitch packages. For Xilinx BGA packages, non-solder mask defined (NSMD) pads on the board are suggested to allow a clearance between the land metal (diameter L) and the solder mask opening (diameter M) as shown in Figure 8-1. An example of an NSMD PCB pad solder joint is shown in Figure 8-2. It is recommended to have the board land pad diameter with a 1:1 ratio to the package solder mask defined (SMD) pad for improved board level reliability. The space between the NSMD pad and the solder mask as well as the actual signal trace widths depend on the capability of the PCB vendor. The cost of the PCB is higher when the line width and spaces are smaller.



Figure 8-1: **Suggested Board Layout of Soldered Pads for BGA Packages**



Figure 8-2: **Example of an NSMD PCB Pad Solder Joint**

Table 8-1: **BGA Package Design Rules**

Flip-Chip BGA Packages	1.0 mm Pitch	0.8 mm Pitch
Design Rule	**Dimensions in mm (mils)**	
Package land pad opening (SMD)	0.53 mm (20.9 mils)	0.40 mm (15.7 mils)
Maximum PCB solder land (L) diameter	0.53 mm (20.9 mils)	0.40 mm (15.7 mils)
Opening in PCB solder mask (M) diameter	0.63 mm (24.8 mils)	0.50 mm (19.7 mils)
Solder ball land pitch (e)	1.00 mm (39.4 mils)	0.80 mm (31.5 mils)

Notes:

1. Controlling dimension in mm.

Thermal Specifications

Introduction

UltraScale and UltraScale+ devices are offered exclusively in thermally efficient flip-chip BGA packages. These flip-chip packages range in pin-count from the smaller 23 x 23 mm SFVA784 to the 55 x 55 mm FLGA2892. This suite of packages is used to address the various power requirements of the UltraScale and UltraScale+ devices. UltraScale devices are implemented in the 20 nm process technology. UltraScale+ devices are implemented in the 16 nm process technology.

Unlike features in an ASIC or a microprocessor, the combination of FPGA features used in a user application is not known to the component supplier. Therefore, it remains a challenge for Xilinx to predict the power requirements of a given FPGA when it leaves the factory. Accurate estimates are obtained when the board design takes shape. For this purpose, Xilinx offers and supports a suite of integrated device power analysis tools to help users quickly and accurately estimate their design power requirements. UltraScale and UltraScale+ devices are supported similarly to previous FPGA products. The uncertainty of design power requirements makes it difficult to apply canned thermal solutions to fit all users. Therefore, Xilinx devices do not come with preset thermal solutions. Your design's operating conditions dictate the appropriate solution.

Thermal Resistance Data

Table 9-1 shows the thermal resistance data for UltraScale and UltraScale+ devices (grouped in the packages offered). The data includes junction-to-ambient in still air, junction-to-case, and junction-to-board data based on standard JEDEC four-layer measurements.

IMPORTANT: *The data in Table 9-1 is for device/package comparison purposes only. Attempts to recreate this data are only valid using the transient 2-phase measurement techniques outlined in JESD51-14.*

TIP: *The thermal data query for all available devices by package is available on the Xilinx website:* www.xilinx.com/cgi-bin/thermal/thermal.pl.

Table 9-1: **Thermal Resistance Data**

Package	Package Body Size	Devices	θ_{JB} (°C/W)	θ_{JC} (°C/W)	θ_{JA} (°C/W)	$\theta_{JA\text{-}Effective}$ (°C/W)(1)		
						@250 LFM	@500 LFM	@750 LFM
Kintex UltraScale Devices								
FBVA676	27 x 27	XCKU035	2.4	0.03	11.7	7.9	6.6	6.2
		XCKU040	2.4	0.03	11.7	7.9	6.6	6.2
RBA676	27 x 27	XQKU040	3.2	0.26	12.4	8.3	6.9	6.5
SFVA784	23 x 23	XCKU035	2.0	0.21	13.1	9.4	7.9	7.3
		XCKU040	2.0	0.21	13.1	9.4	7.9	7.3
FBVA900	31 x 31	XCKU035	2.5	0.03	10.5	6.8	5.7	5.3
		XCKU040	2.5	0.03	10.5	6.8	5.7	5.3
FFVA1156	35 x 35	XCKU025	2.5	0.21	9.5	5.9	5.0	4.6
		XCKU035	2.5	0.21	9.5	5.9	5.0	4.6
		XCKU040	2.5	0.21	9.5	5.9	5.0	4.6
		XCKU060	1.9	0.15	8.9	5.7	4.7	4.5
		XCKU095	1.7	0.10	8.8	5.6	4.7	4.4
RFA1156	35 x 35	XQKU040	3.0	0.26	9.9	6.1	5.1	4.8
		XQKU060	2.6	0.18	9.6	6.0	5.0	4.7
		XQKU095	2.3	0.12	9.3	5.9	4.9	4.6
FFVA1517	40 x 40	XCKU060	1.9	0.15	7.9	4.8	4.1	3.8
FLVA1517	40 x 40	XCKU085	1.7	0.10	7.8	4.8	4.0	3.8
		XCKU115	1.7	0.10	7.8	4.8	4.0	3.8
FFVC1517	40 x 40	XCKU095	1.7	0.10	7.8	4.8	4.0	3.8
FLVD1517	40 x 40	XCKU115	1.7	0.10	7.8	4.8	4.0	3.8
RLD1517	40 x 40	XQKU115	2.1	0.10	7.4	4.3	3.6	3.9
FFVB1760	42.5 x 42.5	XCKU095	1.7	0.10	7.4	4.5	3.7	3.5
FLVB1760	42.5 x 42.5	XCKU085	1.7	0.10	7.4	4.4	3.7	3.5
		XCKU115	1.7	0.10	7.4	4.4	3.7	3.5
FLVD1924	45 x 45	XCKU115	1.7	0.10	7.0	4.2	3.5	3.3
FLVF1924	45 x 45	XCKU085	1.7	0.10	7.0	4.2	3.5	3.3
		XCKU115	1.7	0.10	7.0	4.2	3.5	3.3
RLF1924	45 x 45	XQKU115	2.1	0.10	7.4	4.3	3.6	3.4
FLVA2104	47.5 x 47.5	XCKU115	1.7	0.10	6.7	3.9	3.3	3.1
FFVB2104	47.5 x 47.5	XCKU095	1.7	0.10	6.7	3.9	3.3	3.1
FLVB2104	47.5 x 47.5	XCKU115	1.7	0.10	6.7	3.9	3.3	3.1

Table 9-1: **Thermal Resistance Data *(Cont'd)***

Package	Package Body Size	Devices	θ_{JB} (°C/W)	θ_{JC} (°C/W)	θ_{JA} (°C/W)	$\theta_{JA\text{-}Effective}$ (°C/W)(1)		
						@250 LFM	@500 LFM	@750 LFM
Virtex UltraScale Devices								
FFVC1517	40 x 40	XCVU065	1.7	0.18	7.8	4.8	4.0	3.8
		XCVU080	1.7	0.10	7.8	4.8	4.0	3.8
		XCVU095	1.7	0.10	7.8	4.8	4.0	3.8
FFVD1517	40 x 40	XCVU080	1.7	0.10	7.8	4.8	4.0	3.8
		XCVU095	1.7	0.10	7.8	4.8	4.0	3.8
FLVD1517	40 x 40	XCVU125	1.6	0.09	7.7	4.7	4.0	3.7
FFVB1760	42.5 x 42.5	XCVU080	1.7	0.10	7.4	4.5	3.7	3.5
		XCVU095	1.7	0.10	7.4	4.5	3.7	3.5
FLVB1760	42.5 x 42.5	XCVU125	1.7	0.09	7.4	4.4	3.7	3.5
FFVA2104	47.5 x 47.5	XCVU080	1.7	0.10	6.7	3.9	3.3	3.1
		XCVU095	1.7	0.10	6.7	3.9	3.3	3.1
FLVA2104	47.5 x 47.5	XCVU125	1.8	0.09	6.8	3.9	3.3	3.1
FFVB2104	47.5 x 47.5	XCVU080	1.7	0.10	6.7	3.9	3.3	3.1
		XCVU095	1.7	0.10	6.7	3.9	3.3	3.1
FLVB2104	47.5 x 47.5	XCVU125	1.8	0.09	6.8	3.9	3.3	3.1
FLGB2104	47.5 x 47.5	XCVU160	1.5	0.06	6.5	3.8	3.2	3.0
		XCVU190	1.5	0.06	6.5	3.8	3.2	3.0
FFVC2104	47.5 x 47.5	XCVU095	1.7	0.10	6.7	3.9	3.3	3.1
FLVC2104	47.5 x 47.5	XCVU125	1.8	0.09	6.8	3.9	3.3	3.1
FLGC2104	47.5 x 47.5	XCVU160	1.5	0.06	6.5	3.8	3.2	3.0
		XCVU190	1.5	0.06	6.5	3.8	3.2	3.0
FLGB2377	50 x 50	XCVU440	1.4	0.05	6.2	3.6	3.0	2.8
FLGA2577	52.5 x 52.5	XCVU190	1.4	0.06	5.9	3.4	2.8	2.7
FLGA2892	55 x 55	XCVU440	1.5	0.04	5.7	3.2	2.7	2.5
Kintex UltraScale+ Devices								
FFVA676	27 x 27	XCKU3P	2.07	0.25	10.2	7.1	6.0	5.6
		XCKU5P	2.07	0.25	10.2	7.1	6.0	5.6
FFVB676	27 x 27	XCKU3P	2.07	0.25	10.2	7.1	6.0	5.6
		XCKU5P	2.07	0.25	10.2	7.1	6.0	5.6
SFVB784	23 x 23	XCKU3P	2.06	0.25	11.9	8.7	7.3	6.9
		XCKU5P	2.06	0.25	11.9	8.7	7.3	6.9

Table 9-1: **Thermal Resistance Data *(Cont'd)***

Package	Package Body Size	Devices	θ_{JB} (°C/W)	θ_{JC} (°C/W)	θ_{JA} (°C/W)	$\theta_{JA\text{-}Effective}$ (°C/W)(1)		
						@250 LFM	@500 LFM	@750 LFM
FFVD900	31 x 31	XCKU3P	2.22	0.26	9.0	6.1	5.1	4.8
		XCKU5P	2.22	0.26	9.0	6.1	5.1	4.8
		XCKU11P	1.83	0.14	8.7	5.9	4.9	4.6
FFVE900	31 x 31	XCKU9P	1.96	0.21	8.8	5.9	5.0	4.7
		XCKU13P	1.89	0.16	8.7	5.9	4.9	4.7
FFVA1156	35 x 35	XCKU11P	1.97	0.14	7.8	5.1	4.2	4.0
		XCKU15P	1.69	0.10	7.6	5.0	4.1	3.9
FFVE1517	40 x 40	XCKU11P	1.96	0.14	6.8	4.3	3.6	3.4
		XCKU15P	1.76	0.10	6.6	4.2	3.5	3.4
FFVA1760	42.5 x 42.5	XCKU15P	1.77	0.10	6.3	3.9	3.2	3.1
FFVE1760	42.5 x 42.5	XCKU15P	1.77	0.10	6.3	3.9	3.2	3.1
Virtex UltraScale+ Devices								
FFVC1517	40 x 40	XCVU3P	1.82	0.14	6.7	4.2	3.5	3.4
FLGF1924	45 x 45	XCVU11P	1.48	0.07	5.7	3.5	2.9	2.8
FLVA2104	47.5 x 47.5	XCVU5P	1.69	0.09	5.5	3.3	2.8	2.7
		XCVU7P	1.69	0.09	5.5	3.3	2.8	2.7
FLGA2104	47.5 x 47.5	XCVU9P	1.45	0.06	5.4	3.3	2.7	2.6
FHGA2104	52.5 x 52.5	XCVU13P	1.45	0.05	5.4	3.3	2.7	2.6
FLVB2104	47.5 x 47.5	XCVU5P	1.69	0.09	5.5	3.3	2.8	2.7
		XCVU7P	1.69	0.09	5.5	3.3	2.8	2.7
FLGB2104	47.5 x 47.5	XCVU9P	1.45	0.06	5.4	3.3	2.7	2.6
		XCVU11P	1.53	0.07	5.5	3.3	2.7	2.6
FHGB2104	52.5 x 52.5	XCVU13P	1.45	0.05	5.4	3.3	2.7	2.6
FLVC2104	47.5 x 47.5	XCVU5P	1.69	0.09	5.5	3.3	2.8	2.7
		XCVU7P	1.69	0.09	5.5	3.3	2.8	2.7
FLGC2104	47.5 x 47.5	XCVU9P	1.45	0.06	5.4	3.3	2.7	2.6
		XCVU11P	1.53	0.07	5.5	3.3	2.7	2.6
FHGC2104	52.5 x 52.5	XCVU13P	1.45	0.05	5.4	3.3	2.7	2.6
FLGA2577	52.5 x 52.5	XCVU9P	1.61	0.06	5.0	2.9	2.4	2.3
		XCVU11P	1.70	0.07	5.0	2.9	2.5	2.4
		XCVU13P	1.63	0.05	5.0	2.9	2.4	2.4

Notes:

1. All $\theta_{JA\text{-}Effective}$ values assume no heat sink and include thermal dissipation through a standard JEDEC four-layer board. The Xilinx power estimation tools (Vivado® Power Analysis and Xilinx Power Estimator), which require detailed board dimensions and layer counts, are useful for deriving more precise $\theta_{JA\text{-}Effective}$ values.

Support for Thermal Models

Table 9-1 provides the traditional thermal resistance data for UltraScale and UltraScale+ devices. These resistances are measured using a prescribed JEDEC standard that might not necessarily reflect your actual board conditions and environment. The quoted θ_{JA} and θ_{JC} numbers are environmentally dependent, and JEDEC has traditionally recommended that these be used with that awareness. For more accurate junction temperature prediction, these might not be enough, and a system-level thermal simulation might be required.

Though Xilinx continues to support these figure of merit data, for UltraScale and UltraScale+ devices, boundary conditions independent thermal resistor network (Delphi) models are offered for all UltraScale and UltraScale+ devices. These compact models seek to capture the thermal behavior of the packages more accurately at predetermined critical points (junction, case, top, leads, and so on) with the reduced set of nodes as illustrated in Figure 9-1.

Unlike a full 3D model, these are computationally efficient and work well in an integrated system simulation environment. Delphi models are available for download on the Xilinx website (under the Device Model tab).



Figure 9-1: **Thermal Model Topologies**

RECOMMENDED: *Xilinx recommends use of the Delphi thermal model during thermal modeling of a package. The Delphi thermal model includes consideration of the thermal interface material parameters and the manufacture variation on the thermal solution. Examples of manufacture variations include the tolerance in airflow from a fan, the tolerance on performance of the heat pipe and vapor chamber, and the manufacture variation of the attachment of fins to the heat-sink base and the flatness of the surface.*

Thermal Management Strategy

Introduction

As described in this section, Xilinx relies on a multi-pronged approach to consuming less power and dissipating heat for systems using UltraScale™ and UltraScale+™ devices.

Flip-Chip Packages

UltraScale and UltraScale+ devices are offered in flip-chip BGA packages, which present a low thermal path. With the exception of the bare-die packages, the flip-chip BGA packages incorporate a heat spreader with an additional thermal interface material (TIM), as shown in Figure 10-1.



Figure 10-1: **Heat Spreader with Thermal Interface Material**

Materials with better thermal conductivity and consistent process deliver low thermal resistance to the heat spreader.

A parallel effort to ensure optimized package electrical return paths produces the added benefit of enhanced power and ground plane arrangement in the packages. A boost in copper density on the planes improves the overall thermal conductivity through the laminate. In addition, the extra dense and distributed via fields in the package increase the vertical thermal conductivity.

System Level Heat Sink Solutions

To complete a comprehensive thermal management strategy, an overall thermal budget that includes custom or OEM heat sink solutions depends on the physical and mechanical constraints of the system. A heat-sink solution, managed by the system-level designer, should be tailored to the design and specific system constraints. This includes understanding the inherent device capabilities for delivering heat to the surface.

Thermal Interface Material

When installing heat sinks for UltraScale or UltraScale+ devices, a suitable thermal interface material (TIM) must be used. This thermal material significantly aids the transfer of heat from the component to the heat sink.

For lidless flip-chip BGAs, the surface of the silicon contacts the heat sink. For lidded flip-chip BGAs, the lid contacts the heat sink. The surface size of the lidless flip-chip BGA and lidded flip-chip BGAs are different. Xilinx recommends a different type of thermal material for long-term use with each type of flip-chip BGAs package.

Thermal interface material is needed because even the largest heat sink and fan cannot effectively cool an UltraScale or UltraScale+ device unless there is good physical contact between the base of the heat sink and the top of the UltraScale or UltraScale+ device. The surfaces of both the heat sink and the UltraScale or UltraScale+ device silicon are not absolutely smooth. This surface roughness is observed when examined at a microscopic level. Because surface roughness reduces the effective contact area, attaching a heat sink without a thermal interface material is not sufficient due to inadequate surface contact.

A thermal interface material such as phase-change material, thermal grease, or thermal pads fills these gaps and allows effective transference of heat between the UltraScale or UltraScale+ device die and the heat sink.

The selection of the thermal interface (TIM) between the package and the thermal management solution is critical to ensure the lowest thermal contact resistance. Therefore, the following parameters must be considered.

1. The flatness of the lid and the flatness of the contact surface of the thermal solution.
2. The applied pressure of the thermal solution on the package, which must be within the allowable maximum pressure that can be applied on the package.
3. The total thermal contact of the thermal interface material. This value is determined based on the parameters in step 1 and step 2, which are published in the data sheet of the thermal interface supplier.

Types of TIM

There are many type of TIM available for sale. The most commonly used thermal interface materials are listed.

- Thermal grease
- Thermal pads
- Phase change material
- Thermal paste
- Thermal adhesives
- Thermal tape

Guidelines for Thermal Interface Materials

Five factors affect the choice, use, and performance of the interface material used between the processor and the heat sink:

- Thermal Conductivity of the Material
- Electrical Conductivity of the Material
- Spreading Characteristics of the Material
- Long-Term Stability and Reliability of the Material
- Ease of Application
- Applied Pressure from Heat Sink to the Package via Thermal Interface Materials

Thermal Conductivity of the Material

Thermal conductivity is the quantified ability of any material to transfer heat. The thermal conductivity of the interface material has a significant impact on its thermal performance. The higher the thermal conductivity, the more efficient the material is at transferring heat. Materials that have a lower thermal conductivity are less efficient at transferring heat, causing a higher temperature differential to exist across the interface. To overcome this less efficient heat transfer, a better cooling solution (typically, a more costly solution) must be used to achieve the desired heat dissipation.

Electrical Conductivity of the Material

Some metal-based TIM compounds are electrically conductive. Ceramic-based compounds are typically not electrically conductive. Manufacturers produce metal-based compounds with low-electrical conductivity, but some of these materials are not completely electrically inert. Metal-based thermal compounds are not hazardous to an UltraScale or UltraScale+ device die itself, but other elements on an UltraScale or UltraScale+ device or the

motherboard can be at risk if they become contaminated by the compound. For this reason, Xilinx does not recommend the use of electrically conductive thermal interface material.

Spreading Characteristics of the Material

The spreading characteristics of the thermal interface material determines its ability, under the pressure of the mounted heat sink, to spread and fill in or eliminate the air gaps between the UltraScale or UltraScale+ device and the heat sink. Because air is a very poor thermal conductor, the more completely the interface material fills the gaps, the greater the heat transference.

Long-Term Stability and Reliability of the Material

The long-term stability and reliability of the thermal interface material is described as the ability to provide a sufficient thermal conductance even after an extended time or extensive. Low-quality compounds can harden or leak out over time (the pump-out effect), leading to overheating or premature failure of the UltraScale or UltraScale+ device. High-quality compounds provide a stable and reliable thermal interface material throughout the lifetime of the device. Thermal greases with higher viscosities are typically more resistant to pump out effects on lidless devices.

Ease of Application

A spreadable thermal grease requires the surface mount supplier to carefully use the appropriate amount of material. Too much or too little material can cause problems. The thermal pad is a fixed size and is therefore easier to apply in a consistent manner.

Applied Pressure from Heat Sink to the Package via Thermal Interface Materials

RECOMMENDED: *Xilinx recommends that the applied pressure on the package be in the range of 20 to 40 PSI for optimum performance of the thermal interface material (TIM) between the package and the heat sink. Thermocouples should not be present between the package and the heat sink, as their presence will degrade the thermal contact and result in incorrect thermal measurements. The best practice is to select the appropriate pressure (in the 20 to 40 PSI range) for the optimum thermal contact performance between the package and the thermal system solution, and the mechanical integrity of the package (with the thermal solution to pass all mechanical stress and vibration qualification tests).*

RECOMMENDED: *Xilinx recommends using dynamic mounting around the four corners of the device package. On the PCB, use a bracket clip as part of the heat sink attachment to provide mechanical package support. See Figure 10-2.*



Figure 10-2: **Dynamic Mounting and Bracket Clips on Heat Sink Attachment**

Heat Sink Removal Procedure

The heat spreader on the package provides mechanical protection for the die and serves as the primary heat dissipation path. It is attached with an epoxy adhesive to provide the necessary adhesion strength to hold the package together. For an application in which an external heat sink subjects the lid adhesion joint to continuous tension or shear, extra support might be required.

In addition, if the removal of an attached external heat sink subjects the joint to tension, torque, or shear, care should be exercised to ensure that the lid itself does not come off. In such cases, it has been found useful to use a small metal blade or metal wire to break the lid to heat sink joint from the corners and carefully pry the heat sink off. The initial cut should reach far in enough so that the blade has leverage to exert upward pressure against the heat sink. Contact the heat sink and heat sink adhesive manufacturer for more specific recommendations on heat sink removal.

Heat Sink Guidelines for Lidless Flip-Chip Packages

Heat Sink Attachments for Lidless FB Packages

Heat sinks can be attached to the package in multiple ways. For heat to dissipate effectively, the advantages and disadvantages of each heat sink attachment method must be considered. Factors influencing the selection of the heat sink attachment method include the package type, contact area of the heat source, and the heat sink type.

Silicon and Decoupling Capacitors Height Consideration

When designing heat sink attachments for lidless flip-chip BGA packages, the height of the die above the substrate and also the height of decoupling capacitors must be considered (Figure 11-1). This is to prevent electrical shorting between the heat sink (metal) and the decoupling capacitors.



Figure 11-1: **Cross Section of Lidless Flip-chip BGA**

Types of Heat Sink Attachments

There are six main methods for heat sink attachment. Table 11-1 lists their advantages and disadvantages.

- Thermal tape
- Thermally conductive adhesive or glue
- Wire form Z-clips
- Plastic clip-ons
- Threaded stand-offs (PEMs) and compression springs
- Push-pins and compression springs

Table 11-1: **Heat Sink Attachment Methods**

Attachment Method	Advantages	Disadvantages
Thermal tape	• Generally easy to attach and is inexpensive. • Lowest cost approach for aluminum heat sink attachment. • No additional space required on the PCB.	• The surfaces of the heat sink and the chip must be very clean to allow the tape to bond correctly. • Because of the small contact area, the tape might not provide sufficient bond strength. • Tape is a moderate to low thermal conductor that could affect the thermal performance.
Thermally conductive adhesive or glue	• Outstanding mechanical adhesion. • Fairly inexpensive, costs a little more than tape. • No additional space required on the PCB.	• Adhesive application process is challenging and it is difficult to control the amount of adhesive to use. • Difficult to rework. • Because of the small contact area, the adhesive might not provide sufficient bond strength.
Wire form Z-clips	• It provides a strong and secure mechanical attachment. In environments that require shock and vibration testing, this type of strong mechanical attachment is necessary. • Easy to apply and remove. Does not cause the semiconductors to be destroyed (epoxy and occasionally tape can destroy the device). • It applies a preload onto the thermal interface material (TIM). Pre-loads actually improve thermal performance.	• Requires additional space on the PCB for anchor locations.

Table 11-1: **Heat Sink Attachment Methods *(Cont'd)***

Attachment Method	Advantages	Disadvantages
Plastic clip-ons	• Suitable for designs where space on the PCB is limited. • Easy to rework by allowing heat sinks to be easily removed and reapplied without damaging the PCB board. • Can provide a strong enough mechanical attachment to pass shock and vibration test.	• Needs a keep out area around the silicon devices to use the clip. • Caution is required when installing or removing clip-ons because localized stress can damage the solder balls or chip substrate.
Threaded stand-offs (PEMs) and compression springs	• Provides stable attachments to heat source and transfers load to the PCB, backing plate, or chassis. • Suitable for high mass heat sinks. • Allows for tight control over mounting force and load placed on chip and solder balls.	• Holes are required in the PCB taking valuable space that can be used for trace lines. • Tends to be expensive, especially since holes need to be drilled or predrilled onto the PCB board to use stand-offs.
Push-pins and compression springs	• Provides a stable attachment to a heat source and transfers load to the PCB. • Allows for tight control over mounting force and load placed on chip and solder balls.	• Requires additional space on the PCB for push-pin locations.

Heat Sink Attachment

Component Pick-up Tool Consideration

For pick-and-place machines to place lidless flip-chip BGAs onto PCBs, Xilinx recommends using soft tips or suction cups for the nozzles. This prevents chipping, scratching, or even cracking of the bare die (Figure 11-2).



Figure 11-2: **Recommended Method For Using Pick-up Tools**

Heat Sink Attachment Process Considerations

After the component is placed onto the PCBs, when attaching a heat sink to the lidless package, the factors in Table 11-2 must be carefully considered (see Figure 11-3).

Table 11-2: **Heat Sink Attachment Considerations**

Consideration(s)	Effect(s)	Recommendation(s)
In heat sink attach process, what factors can cause damage to the exposed die and passive capacitors?	• Uneven heat sink placement • Uneven TIM thickness • Uneven force applied when placing heat sink placement	• Even heat sink placement • Even TIM thickness • Even force applied when placing heat sink placement
Does the heat sink tilt or tip the post attachment?	Uneven heat sink placement will damage the silicon and can cause field failures.	• Careful handling not to contact the heat sink with the post attachment. • Use a fixture to hold the heat sink in place with post attachment until it is glued to the silicon.



Figure 11-3: **Recommended Application of Heat Sink**

Standard Heat Sink Attach Process with Thermal Conductive Adhesive

Prior to attaching the heat sink, the UltraScale or UltraScale+ device needs be surface mounted on the motherboard.

1. Place the motherboard into a jig or a fixture to hold the motherboard steady to prevent any movement during the heat sink attachment process.
2. Thermoset material (electrically non-conductive) is applied over the backside surface of silicon in a pattern using automated dispensing equipment. Automated dispensers are often used to provide a stable process speed at a relatively low cost. The optimum dispensing pattern needs to be determined by the SMT supplier.

   Note: Minimal volume coverage of the backside of the silicon can result in non-optimum heat transfer.
3. The heat sink is placed on the backside of the silicon with a pick and place machine. A uniform pressure is applied over the heat sink to the backside of the silicon. As the heat sink is placed, the adhesive spreads to cover the backside silicon. A force transducer is normally used to measure and limit the placement force.
4. The epoxy is cured with heat at a defined time.

   Note: The epoxy curing temperature and time is based on manufacturer's specifications.

Standard Heat Sink Attach Process with Thermal Adhesive Tape

Prior to attaching the heat sink, the UltraScale or UltraScale+ device needs be surface mounted on the motherboard.

1. Place the motherboard into a jig or a fixture to hold the motherboard steady to prevent any movement during the heat sink attachment process.
2. Thermal adhesive tape cut to the size of the heat sink is applied on the underside of the heat sink at a modest angle with the use of a squeegee rubber roller. Apply pressure to help reduce the possibility of air entrapment under the tape during application.
3. The heat sink is placed on the backside of the silicon with a pick and place machine. A uniform pressure is applied over the heat sink to the backside of the silicon. As the heat sink is placed, the thermal adhesive tape is glued to the backside of the silicon. A force transducer is normally used to measure and limit the placement force.
4. A uniform and constant pressure is applied uniformly over the heat sink and held for a defined time.

   Note: The thermal adhesive tape hold time is based on manufacturer's specifications.

Push-Pin and Shoulder Screw Heat Sink Attachment Process with Phase Change Material (PCM) Application

Prior to attaching the heat sink, the UltraScale or UltraScale+ device needs be surface mounted on the motherboard.

1. Place the motherboard into a jig or a fixture to hold the motherboard steady to prevent any movement during the heat sink attachment process.

   Note: The jig or fixture needs to account for the push pin depth of the heat sink.

2. PCM tape, cut to the size of the heat sink, is applied on the underside of the heat sink at a modest angle with the use of a squeegee rubber roller. Apply pressure to help reduce the possibility of air entrapment under the tape during application.

3. Using the push-pin tool, heat sinks are applied over the packages ensuring a pin locking action with the PCB holes. The compression load from springs applies the appropriate mounting pressure required for proper thermal interface material performance.

   Note: Heat sinks must not tilt during installation. This process cannot be automated due to the mechanical locking action which requires manual handling. The PCB drill hole tolerances need to be close enough to eliminate any issues concerning the heat sink attachment.

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

Solution Centers

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

References

1. *UltraScale Architecture and Product Overview* (DS890)
2. UltraScale device data sheets:
   - *Kintex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics* (DS892)
   - *Virtex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics* (DS893)
   - *Kintex UltraScale+ FPGAs Data Sheet: DC and AC Switching Characteristics* (DS922)
   - *Virtex UltraScale+ FPGAs Data Sheet: DC and AC Switching Characteristics* (DS923)
3. *Zynq UltraScale+ MPSoC Packaging and Pinouts User Guide* (UG1075)
4. *UltraScale Architecture SelectIO Resources User Guide* (UG571)
5. *UltraScale Architecture Clocking Resources User Guide* (UG572)
6. *UltraScale Architecture Configuration User Guide* (UG570)
7. *UltraScale Architecture GTH Transceivers User Guide* (UG576)
8. *UltraScale Architecture GTY Transceivers User Guide* (UG578)

9. *UltraScale Architecture System Monitor User Guide* (UG580)
10. *UltraScale Architecture PCB and Pin Planning User Guide* (UG583)
11. *FAQ: Top Marking Change for 7 Series, UltraScale, and UltraScale+ Products* (XTP424)
12. *UltraScale Architecture FPGAs Memory IP Product Guide* (PG150)
13. *UltraScale Devices Gen3 Integrated Block for PCI Express Product Guide* (PG156)
14. *Integrated Interlaken 150G Product Guide* (PG169)
15. *UltraScale Devices Integrated Block for 100G Ethernet Product Guide* (PG165)
16. *UltraScale+ Devices Integrated 100G Ethernet Subsystem Product Guide* (PG203)
17. MDDS files: UltraScale and UltraScale+ FPGA Packaging Specifications (in step 3, click on product type to find package specifications in step 4).
18. The following websites contain additional information on heat management and contact information.
    - Wakefield: www.wakefield-vette.com
    - Aavid: www.aavid.com
    - Advanced Thermal Solutions: www.qats.com
    - Radian Thermal Products: www.radianheatsinks.com
    - Thermo Cool: www.thermocoolcorp.com
    - CTS: www.ctscorp.com
19. Refer to the following websites for interface material sources:
    - Henkel: www.henkel.com
    - Bergquist Company: www.bergquistcompany.com
    - AOS Thermal Compound: www.aosco.com
    - Chomerics: www.chomerics.com
    - Kester: www.kester.com
20. Refer to the following websites for CFD tools Xilinx supports with thermal models.
    - Mentor Flotherm: www.mentor.com/products/mechanical/flotherm/flotherm/
    - ANSYS Icepak: www.ansys.com
21. Refer to the thermal device models on xilinx.com.

22. The following papers are referenced for more information on thermal modelling.
    - Lemczyk, T.F., Mack, B., Culham, J.R. and Yovanovich, M.M., 1992, "Printed Circuit Board Trace Thermal Analysis and Effective Conductivity", ASME J. Electronic Packaging, Vol. 114, pp. 413 - 419.50.
    - Refai-Ahmed, G. and Karimanal, K., 2003, "Validation of Compact Conduction Models of BGA Under Realistic Boundary," J. of Components and Packaging Technology, Vol. 26, No. 3, pp. 610-615.
    - Sansoucy, E, Refai-Ahmed, G., and Karimanal, K., 2002, "Thermal Characterization of TBGA Package for an integration in Board Level Analysis," Eighth Intersociety on Thermal Conference Phenomena in Electronic Systems, San Diego., USA.
    - Karimanal,K and Refai-Ahmed, G., and., 2002, "Validation of Compact Conduction Models of BGA Under Realistic Boundary Conditions," Eighth Intersociety on Thermal Conference Phenomena in Electronic Systems, San Diego, USA.
    - Karminal, K. and Refai-Ahmed, G., 2001, ``Compact conduction Model (CCM) of Microelectronic Packages- A BGA Validation Study,'' APACK Conference on Advance in Packaging, Singapore.

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at www.xilinx.com/legal.htm#tos.

Automotive Applications Disclaimer

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.

© Copyright 2013–2017 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.