PCN Number:	20170)31600)2				PCN Date	March 21, 2017	
Title: ADC12J16/27/4 packages to Am			15851 Prod	uct Family Desig	n I	Revi	sion and Tra	ansfer of NKE	
Customer Contact:	<u>P</u>	PCN Ma	<u>anager</u>			De	ept:	Quality Services	
Proposed 1 st Ship Date:		June 2	1, 2017	Estimated Sar Availability:	np	ole		Date provided at sample request.	
Change Type:									
Assembly Site	-	Design					Wafer Bum	np Site	
Assembly Process			Data Shee	t	[Wafer Bum	np Material	
Assembly Materials			Part numb	er change			Wafer Burr		
Mechanical Specification			Test Site				Wafer Fab Site		
Packing/Shipping/Labe	eling		Test Proce	SS			Wafer Fab		
							Wafer Fab	Process	
Description of Changes			PCN	Details					
Description of Change:									
about 40 mA fror - SYSREF processin additionally for a • The problem can be rep parts. - Bad parts don't a disabled on very • Unfortuna - Good parts do no enable / disable, - Good parts appea time). This seem • SYSREF b • Clock spe clock!) • VA12 sup	351NK abling loss of of dis ng nee different roduce bad pat tely, t tely, t show includ ar to b s inde eing h ed bet	CE dev SYSRI of dete sabling eds to 1.2V s eds to rent sig ed on f s fail: t barts. there i w a lat ding te pende nigh / I tween	ices. A meta EF processir SYSREF pro be disabled supply). be disabled gnaling purp the design e s no SPI-rea ency shift we sting over t ays good an ent of: low or switch 1.6 GSPS an petween 0.9	al mask change wag. tency / loss of da ocessing. before powering if the SYSREF si oose. evaluation board shifts about half adable diagnostic when tested with he weekend with d bad parts alwa hing when disabl nd 4 GSPS (custo	ata on the 10 3 ys	s pe i ali <u>c</u> own al rc i app i alic i app i alic i alic own al rc i app i alic i alic own al rc i app i alic i	nment betw the SYSREF outing on bo proximately he the SYSR the shift occ 0 cycles of S 000 cycles. d (i.e., laten SREF proces aw more fai	fix loss of data veen two Freceiver (this saves bard is to be used half the ADC12J4000 EF processing is urred. SYSREF processor cy shifts about ½ the ssing. lures for slower	
 <u>Root cause</u> The root cause of the latency shift when disabling SYSREF processing is in the analog CML clock block where CMOS levels are used to asynchronously reset a CML DFF. The CML DFF in question re-latches the signal "sample" which samples the SYSREF rising edge and is used after SYSREF positive-edge detection to reset the divide-by-4 clock generator. The asynchronous reset does not pose a design issue, because the signal path is only active during a retiming event which should not be the case at the time SYSREF processing is disabled. The circuit is robustly designed, and signal "sample" is triple-re-latched before feeding the divide-by-4 clock generator. Unfortunately, even though differential CMOS levels can be used to reset CML DFFs, care must be taken to avoid the differential reset signal from being under-lapped low. If both differential reset inputs are low, then the CML DFF becomes current starved, an both Q and Qb outputs become high, an undefined output. 					SYSREF rising edge clock generator. bath is only active processing is fore feeding the CML DFFs, <i>care must</i>				

• The following re-latching stage clocks in an undefined value, which gets resolved by the offsets of this latter DFF. An output high will create a clock phase disturbance if it occurs out-of-phase with the divide-by-4 clock generator.

<u>Solution</u>

- Actual Fix:
 - The fix chosen is the simplest, disabling the CMOS-levels differential reset on DFFSAMDLY.
 - Only one of a series of pipelined DFFs requires an asynchronous reset.
 - The previous DFFSAMPLE already receives the required reset, and since it is driven by a CML OR gate, the levels are CML, avoiding the glitch issue.
 - Specifically, rp is hard-wired to GNDD, and rm is hard-wired to VD12.
 - The change was implemented with a single Metal-5 mask change.

Verification

- Design
 - The one-Metal Fix was implemented and reviewed by design. Clock Level simulations (including C-only QRC layout parasitics and Monte Carlo runs) verified that the latency bug was fixed without changing any other functionality or timing. I.e., the SYSREF processing works exactly as before with the exception of no latency shift when SYSREF processing disabled.
 - Layout has passed all verification.
- Test
 - SWR material run is complete. Test yield and failure bin paredo are reviewed and validated by design verification team.
 - The design change has been approved

This change did not necessitate a manufacturing or silicon process requalification. However, a full test yield and bin analysis was required from one product from family.

There will be no accompanying changes to the device datasheet.

Group 1 Devices: Design Revision and assembly site change

Group 2 Devices: Assembly site change only

No Material differences between sites

Assembly Site	Assembly Site Origin	Assembly Country Code	Assembly Site City
Amkor K1	AMN	KOR	Seoul
Amkor P1	AKR	PHL	Cupang, Muntinlupa City

Reason for Change:

To fix design latency shift and transfer due to factory shutdown.

Anticipated impact on Form, Fit, Function, Quality or Reliability (positive / negative): None

Anticipated impact on Material Declaration

AIIU	Anticipated impact on Material Declaration							
	No Impact to the Material Declaration		Material Declarations or Product Content reports are driven from production data and will be available following the production release. Upon production release the revised reports can be obtained at the site link below <u>http://www.ti.com/quality/docs/materialcontentsearch.tsp</u>					

Changes to product identification resulting from this PCN:

Die Rev designator and assembly site codes for the affected devices will change as shown in the tables and sample label below:

	New								
Die Rev [2P]	Die R	Rev [2P]							
A		B							
Assembly	Site						ASO:		
Amkor K	(1	Asse	embly S	Site Or	igin (22L)	AMN			
Amkor F	P1	Asse	embly S	Site Or	igin (22L)		AKR		
TEXAS INSTRUMENTS MADE IN: Malaysia 2DC: 20: MSL 2 /260C/1 YEAR				(Q (31) SN74LS07N) 2000 () LOT: 3959	D) 0336			
ASSEMBLY SITE CO	0:1750		= 4	(4W (P) (20L	(V) TKY (1T) 75 REV: (V) CSO: SHE (21	523483SI2 0033317 L) CCO:USA L) ACO:MYS			
ASSEMBLY SITE CO	0:1750 DES: AN	MN = 7, AKR	= 4	(4W (P) (20L	(V) TKY (1T) 75 REV: (V) CSO: SHE (21	523483SI2 0033317 L) CC0:USA	: 		
ASSEMBLY SITE CO	0:1750 DES: AN Group 1	MN = 7, AKR		(4W (2P) (20L (22L	(V) TKY (1T) 75 REV: (V) CSO: SHE (21	523483SI2 0033317 L) CC0:USA			
ASSEMBLY SITE CO	0:1750 DES: AN Group 1 ADC	MN = 7, AKR	=	(4w (20) (20) (22) (22)	/) TKY (1T) 75 REV: (V) -) CSO: SHE (21 -) ASO: MLA (23	523483SI2 0033317 L) CCO:USA L) ACO:MYS	1NKE		
ASSEMBLY SITE CO Product Affected: ADC12J1600NKE	0:1750 DES: AN Group 1 ADC ADC	MN = 7, AKR L Devices	= = =	ADC1	2J4000NKE	523483SI2 L) CCO:USA L) ACO: MYS L) ACO: MYS LM1585	1NKE 1NKER		
ASSEMBLY SITE CO Product Affected: ADC12J1600NKE ADC12J2700NKER ADC12J1600NKET	DES: AN Group 1 ADC ADC ADC	MN = 7, AKR Devices C12J2700NKE C12J2700NKE C12J2700NKE	= = =	ADC1	2J4000NKE 2J4000NKE	523483SI2 L) 0033317 CC0:USA CC0:USA L) AC0: MYS LM1585 LM1585	1NKE 1NKER		
ASSEMBLY SITE CO Product Affected: ADC12J1600NKE ADC12J2700NKER	DES: AN Group 1 ADC ADC Group 2	MN = 7, AKR Devices C12J2700NKE C12J2700NKE C12J2700NKE	= =R =T	ADC1 ADC1	2J4000NKE 2J4000NKE	523483SI2 L) CCO:USA CCO:USA L) ACO: MYS LM1585 LM1585 LM1585	1NKE 1NKER		

Qualification Report

ADC12J4000NKE Metal 5 PG Fix

Product Attributes

Attributes	Qual Device: ADC12J4000	QBS Product Reference: LM15851	QBS Process Reference: F771558
Assembly Site	AMK-K1	AMK-K1	TIPI
Package Family	VQFN	VQFN	PBGA
Flammability	UL 94 V-0	UL 94 V-0	UL 94 V-0
Rating	0L 94 V-0	0L 94 V-0	0E 94 V-0
Wafer Fab Supplier	UMC 12A	UMC12A	UMC12A
Wafer Process	UMC65NMLL	UMC65NMLL	1218C021.M6

- QBS: Qual By Similarity

- Qual Device ADC12J4000 is qualified at LEVEL3-260C

Qualification Results Data Displayed as: Number of lots / Total sample size / Total failed

	Data Displayed as. Number of 10ts / Total sample size / Total failed					
Туре	Test Name / Condition	Duration	Qual Device: ADC12J4000	QBS Product LM15851	QBS Process F771558	
ELFR	Early Life Failure Rate, 85C	48 Hours	-	16/1840/0	-	
AC	Autoclave 121C	96 Hours	-	3/228/0	-	
ED	Electrical Characterization	Per Datasheet Parameters	-	Pass	-	
HAST	Biased HAST, 130C/85%RH	96 Hours	-	3/231/0	-	
HBM	ESD - HBM	2000V	-	-	1/3/0	
HBM	ESD - HBM	2500 V	-	3/9/0	-	
CDM	ESD - CDM	500V	-	-	1/3/0	
CDM	ESD - CDM	750 V	-	3/9/0	-	
HTOL	Life Test	1000 Hours	-	3/231/0	3/231/0	
HTSL	High Temp. Storage Bake, 150C	1000 Hours	-	-	3/231/0	
HTSL	High Temp. Storage Bake, 170C	420 Hours	-	3/231/0	-	
LU	Latch-up (25C, 85C)	(per JESD78)	-	3/18/0	-	
MQ	Manufacturability (Assembly)	(per mfg. Site specification)	-	Pass	-	
тс	Temperature Cycle, -55/125C	1000 Cycles	-	-	3/231/0	
тс	Temperature Cycle, -65/150C	500 Cycles	-	3/227/0	-	
UHAST	Unbiased HAST, 110C/85%RH	192 Hours	-	-	3/231/0	

- Preconditioning was performed for Autoclave, Unbiased HAST, THB/Biased HAST, Temperature Cycle, Thermal Shock, and HTSL, as applicable

- The following are equivalent HTOL options based on activation energy of 0.7eV : 125C/1k Hours, 140C/480 Hours, 150C/300 Hours, and 155C/240 Hours

- The following are equivalent HTSL options based on an activation energy of 0.7eV : 150C/1k Hours, and 170C/420 Hours - The following are equivalent Temp Cycle options per JESD47 : -55C/125C/700 Cycles and -65C/150C/500 Cycles Quality and Environmental data is available at TI's external Web site: http://www.ti.com/

Green/Pb-free Status:

Qualified Pb-Free(SMT) and Green

Qualification Report

Offload of 68-pin NKE Package from Amkor K1 to Amkor P1

Attributes	Qual Device: ADC12J4000NKER / LM15851
Assembly Site	AMK P1
Package Family	VQFNP
Flammability Rating	UL 94 V-0
Wafer Fab Supplier	UMC 12A
Wafer Process	UMC65NMLL

Product Attributes

- Qual Device ADC12J4000NKER / LM15851 is qualified at LEVEL3-260C

Qualification Results

Data Displayed as: Number of lots / Total sample size / Total failed

Туре	Test Name / Condition	Duration	Qual Device: ADC12J4000NKER / LM15851
AC	Autoclave, 121C	96 Hours	3/77/0
HAST	Biased HAST, 130C/85%RH	96 Hours	1/77/0
HTSL	High Temp. Storage Bake, 170C	420 Hours	3/77/0
MQ	Manufacturability	(per mfg. Site specification)	PASS
MSL	Thermal Path Integrity	(Level 3 at 260C +5/-0C)	1/12/0

Туре	Test Name / Condition	Duration	Qual Device: ADC12J4000NKER / LM15851
TC	Temperature Cycle, -65C/150C	500 Cycles	3/77/0

- Preconditioning was performed for Autoclave, Unbiased HAST, Temperature Cycle, and HTSL.

- The following are equivalent HTSL options based on an activation energy of 0.7eV: 150C/1k Hours, and 170C/420 Hours

- The following are equivalent Temp Cycle options per JESD47: -55C/125C/700 Cycles and -65C/150C/500 Cycles

Quality and Environmental data is available at TI's external Web site: http://www.ti.com/

Green/Pb-free Status:

Qualified Pb-Free(SMT) and Green

For questions regarding this notice, e-mails can be sent to the regional contacts shown below, or you can contact your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
Japan	PCNJapanContact@list.ti.com