Notification Number:		20210118003	Notification Date:	Jan. 19, 2021
Title:	Datasheet for Al	DS54J40		_

 Customer Contact:
 PCN Manager
 Dept:
 Quality Services

Change Type: Electrical Specification

Notification Details

Description of Change:

Texas Instruments Incorporated is announcing an information only notification.

The product datasheet(s) is being updated as summarized below.

The following change history provides further details.



ADS54J40

SBAS714C - MAY 2015 - REVISED DECEMBER 2020

С	hanges from Revision B (January 2017) to Revision C (December 2020)	Page
•	Added text '(Including Interleaving Tones)' to Features bullet	1
•	Added ADS54J40 Comparison section, moved Device Comparison Table to this section	5
•	Changed the description of SYSREFM, SYSREFP, and PDN pins in Pin Functions table	5
•	Changed f_{IN} = 470 MHz test conditions and typical values across parameters in AC Characteristics tab	le 11
•	Added f_{IN} = 720 MHz test conditions across parameters in AC Characteristics table	11
•	Changed ENOB unit from dBFS to Bits in AC Characteristics table	11
•	Changed typical values of SFDR_IL parameter	11
•	Changed first IMD3 typical value from -85 dBFS to -89 dBFS	11
•	Changed first footnote in <i>Timing Characteristics</i> table	
•	Changed typical value of FOVR latency from 18 + 4 ns to 18	15
•	Changed t _{PD} parameter name to t _{PDI} in <i>Timing Characteristics</i> table	
•	Changed FFT for 470-MHz Input Signal at –3 dBFS figure, title, and conditions	
•	Added FFT for 720-MHz Input Signal at –6 dBFS figure	
•	Changed Spurious-Free Dynamic Range vs Input Frequency figure	17
•	Changed IL Spur vs Input Frequency figure	17
•	Changed 16-bit to 14-bit in first sentence of Overview section	27
•	Added DDC Block section	30
•	Changed Table 8-6	36
•	Added last sentence to Step 4 in Serial Register Readout: Analog Bank section	39
•	Added last sentence to Step 4 in Serial Register Readout: JESD Bank section	40
•	Added SDOUT Timing Diagram figure	
•	Changed the JESD204B Test Patterns section	43
•	Changed Serial Interface Registers diagram	
•	Added register addresses 1 and 2 to GENERAL REGISTERS in Register Map section	
•	Changed the name of JESD ANALOG PAGE (6A00h) to JESD ANALOG PAGE (JESD BANK PAGE SEL=6A00h) in Register Map table	

· Changed bit 1, register	Changed bit 1, register 12 of JESD ANALOG PAGE (6A00h) from 0 to ALWAYS WRITE 1						
 Added OFFSET READ 	Page and OFFSET LOAL	D Page registers to Register	Map table	48			
 Added ADS54J40 Acce 	Added ADS54J40 Access Type Codes table			52			
 Deleted legends from b 	Deleted legends from bit registers in Register Descriptions section						
 Added register 1h and 2 	Added register 1h and 2h to Register Descriptions section						
 Added text '6100h = OF 	Added text '6100h = OFFSET READ or LOAD Page' to the JESD BANK PAGE SEL[7:0] bit description						
 Changed description of 	Registers 3h and 4h (add	dress = 3h and 4h)in Genera	al Registers Page	54			
 Changed description of 	Changed description of bit 0 in Register 4Fh (address = 4Fh), Master Page (080h)						
 Changed Register 53H 	Changed Register 53H						
 Changed Register 54H 	Changed Register 54H						
 Changed Register 55H 	Changed Register 55H						
 Added Register 40h 	Added Register 40h						
 Changed Register 4Eh 	Changed Register 4Eh						
 Changed Register 52h 	Changed Register 52h						
 Added Register 68h 				68			
 Changed the Register A 	Changed the Register ABh description						
 Changed bit 1 from 0 to 	ALWAYS WRITE 1 in Re	egister 12h (address = 12h),	JESD Analog Page (6A00	h)76			
 Changed Register 1Ah 	Changed Register 1Ah						
 Added Offset Read Pag 81 	 Added Offset Read Page Register and Offset Load Page Register sections to Register Descriptions section 						
 Changed Register 075h 	, 077h, 079h, 7Bh (addre	ss = 075h, 077h, 079h, 7Bh	1	82			
 Changed Register 00h, 	04h, 08h, 0Ch			83			
 Changed Register 01h, 	Changed Register 01h, 05h, 09h, 0Dh						
 Added Register 78h 				84			
 Added DC Offset Corre 	Added DC Offset Correction Block in the ADS54J40 section						
 Added Idle Channel His 	Added Idle Channel Histogram section						
 Added the Interleaving 	Added the Interleaving (IL) Mismatch Compensation section						
 Changed the description 	Changed the description in Transformer-Coupled Circuits section						
 Changed the Layout Gu 	idelines			107			
The datasheet number w	vill be changing.						
Device Family		Change From:	Change To:				
ADS54J40		SBAS714B	SBAS714C				
These changes may be reviewed at the datasheet links provided.							
http://www.ti.com/produ	JCT/ADS54J40						
Reason for Change:							
To accurately reflect dev	ice characteristics.						
•		n Quality or Reliabil	lity (nositive / nega	tive).			
Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):							
No anticipated impact. This is a specification change announcement only. There are no changes to the actual device.							
Changes to product identification resulting from this notification:							
None.							
Product Affected:							
	ABOE 43 4070477						
ADS54J40IRMP	ADS54J40IRMPT						

For questions regarding this notice, e-mails can be sent to the contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
WW PCN Team	PCN www admin_team@list.ti.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.