

# **Enhanced Current Mode PWM Controller**

# **CS51021A**

The CS51021A Fixed Frequency PWM Current Mode Controller provides all necessary features required for AC-DC or DC-DC primary side control. Several features are included eliminating the additional components needed to implement them externally. In addition to low startup current (75 µA) and high frequency operation capability, the CS51021A includes overvoltage and undervoltage monitoring, externally programmable dual threshold overcurrent protection, current sense leading edge blanking, current slope compensation, accurate duty cycle control and an externally available 5.0 V reference. The CS51021A features bidirectional synchronization capability. The CS51021A is available in a 16 lead narrow body SOIC package.

Device	Sleep/Synch	V <sub>CC</sub> Start/Stop
CS51021A	Synch	8.25 V/7.7 V


#### **Features**

- 75 μA Max. Startup Current
- Fixed Frequency Current Mode Control
- 1.0 MHz Switching Frequency
- Undervoltage Protection Monitor
- Overvoltage Protection Monitor with Programmable Hysteresis
- Programmable Dual Threshold Overcurrent Protection with Delayed Restart
- Programmable Soft Start
- Accurate Maximum Duty Cycle Limit
- Programmable Slope Compensation
- Leading Edge Current Sense Blanking
- 1.0 A Sink/Source Gate Drive
- Bidirectional Synchronization
- 50 ns PWM Propagation Delay
- These Devices are Pb-Free and are RoHS Compliant



SOIC-16 **D SUFFIX** CASE 751B-05

## PIN CONNECTIONS AND **MARKING DIAGRAM**



= Specific Device Code х Α = Assembly Location

WL = Wafer Lot = Year Υ WW = Work Week = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

1




Figure 1. Typical Application Diagram, 36-72 V to 5.0 V, 5.0 A DC-DC Converter

## **MAXIMUM RATINGS\***

Rating		Value	Unit
Power Supply Voltage, V <sub>CC</sub>		-0.3, 20	V
Driver Supply Voltage, V <sub>C</sub>		-0.3, 20	V
SYNC, SLEEP, R <sub>T</sub> C <sub>T</sub> , SOFT-START, V <sub>FB</sub> , SLOPE, I <sub>SENSE</sub> , UV, O	OV, I <sub>SET</sub> (Logic Pins)	0.25 to V <sub>REF</sub>	V
Peak GATE Output Current		1.0	Α
Steady State Output Current		±0.2	Α
Operating Junction Temperature, T <sub>J</sub>		150	°C
Storage Temperature Range, T <sub>S</sub>		-65 to +150	°C
ESD (Human Body Model)		2.0	kV
Lead Temperature Soldering:	Reflow: (SMD styles only) (Note 1)	230 peak	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

<sup>\*</sup>The maximum package power dissipation must be observed.

<sup>1. 60</sup> second maximum above 183°C.

Characteristic	Test Conditions	Min	Тур	Max	Unit
Under Voltage Lockout					
START Threshold	-	7.95	8.25	8.8	٧
STOP Threshold	-	7.4	7.7	8.2	٧
Hysteresis	-	0.50	0.75	1.00	٧
I <sub>CC</sub> @ Startup	V <sub>CC</sub> < UV <sub>START</sub> Threshold	-	40	75	μΑ
I <sub>CC</sub> Operating	-	-	7.0	9.0	mA
I <sub>CC</sub> Operating	Includes 1.0 nF Load	_	7.0	12	mA
Voltage Reference					
Initial Accuracy	$T_A = 25$ °C, $I_{REF} = 2.0$ mA, $V_{CC} = 14$ V, (Note 2)	4.95	5.0	5.05	V
Total Accuracy	1.0 mA < I <sub>REF</sub> < 10 mA	4.9	5.0	5.15	V
Line Regulation	8.2 V < V <sub>CC</sub> < 18 V, I <sub>REF</sub> = 2.0 mA	-	6.0	20	mV
Load Regulation	1.0 mA < I <sub>REF</sub> < 10 mA	-	6.0	15	mV
NOISE Voltage	(Note 2)	-	50	-	μV
OP Life Shift	T = 1000 Hours, (Note 2)	_	4.0	20	mV
FAULT Voltage	Force V <sub>REF</sub>	$0.90 \times V_{REF}$	$0.93 \times V_{REF}$	$0.95 \times V_{REF}$	٧
OK Voltage	Force V <sub>REF</sub>	$0.94 \times V_{REF}$	$0.96 \times V_{REF}$	$0.985 \times V_{REF}$	٧
OK Hysteresis	Force V <sub>REF</sub>	75	165	250	mV
Current Limit	Force V <sub>REF</sub>	-20	-	-	mA
Error Amplifier					
Initial Accuracy	$T_A$ = 25°C, $I_{REF}$ = 2.0 mA, $V_{CC}$ = 14 V, $V_{FB}$ = COMP, (Note 2)	2.465	2.515	2.565	V
Reference Voltage	V <sub>FB</sub> = COMP	2.440	2.515	2.590	V
V <sub>FB</sub> Leakage Current	V <sub>FB</sub> = 0 V	-	-0.2	-2.0	μΑ
Open Loop Gain	1.4 V < COMP < 4.0 V, (Note 2)	60	90	-	dB
Unity Gain Bandwidth	(Note 2)	1.5	2.5	-	MHz
COMP Sink Current	COMP = 1.5 V, V <sub>FB</sub> = 2.7 V	2.0	6.0	-	mA
COMP Source Current	COMP = 1.5 V, V <sub>FB</sub> = 2.3 V	-0.2	-0.5	-	mA
COMP High Voltage	V <sub>FB</sub> = 2.3 V	4.35	4.8	5.0	٧
COMP Low Voltage	V <sub>FB</sub> = 2.7 V	0.4	0.8	1.2	٧
PS Ripple Rejection	FREQ = 120 Hz, (Note 2)	60	85	_	dB
SS Clamp, V <sub>COMP</sub>	V <sub>SS</sub> = 2.5 V, V <sub>FB</sub> = 0 V, I <sub>SET</sub> = 2.0 V	2.4	2.5	2.6	V
I <sub>LIM(SET)</sub> Clamp	(Note 2)	0.95	1.0	1.15	V

<sup>2.</sup> Guaranteed by design, not 100% tested in production.

Characteristic	Test Conditions	Min	Тур	Max	Unit
Oscillator					
Accuracy	R <sub>T</sub> = 12 k, C <sub>T</sub> = 390 pF	230	255	280	kHz
Voltage Stability	Delta Frequency 8.2 V < V <sub>CC</sub> < 20 V	-	2.0	3.0	%
Temperature Stability	T <sub>MIN</sub> < T <sub>A</sub> < T <sub>MAX</sub> , (Note 3)	-	8.0	-	%
Min Charge & Discharge Time	(Note 3)	0.333	_	-	μs
Duty Cycle Accuracy	R <sub>T</sub> = 12 k, C <sub>T</sub> = 390 pF	70	77	83	%
Peak Voltage	(Note 3)	-	3.0	-	V
Valley Voltage	(Note 3)	-	1.5	-	V
Valley Clamp Voltage	10 k Resistor to ground on R <sub>T</sub> C <sub>T</sub>	1.2	1.4	1.6	V
Discharge Current	-	0.8	1.0	1.2	mA
Discharge Current	TA = 25°C, Note 3	0.925	1.0	1.075	mA
Synchronization (CS51021A/3A)			•	•	
Input Threshold	-	1.0	1.5	2.7	V
Output Pulsewidth	-	160	260	400	ns
Output High Voltage	I <sub>SYNC</sub> = 100 μA	3.5	4.3	4.8	V
Input Resistance	(Note 3)	35	70	140	kΩ
Drive Delay	SYNC to GATE RESET	80	120	150	ns
Output Drive Current	1.0 k Load	1.25	2.0	3.5	mA
SLEEP (CS51022A/4A)			•		
SLEEP Input Threshold	Active High	1.0	1.5	2.7	V
SLEEP Input Current	V <sub>SLEEP</sub> = 4.0 V	11	25	46	μА
I <sub>CC</sub> @ SLEEP	V <sub>CC</sub> ≤ 15 V	-	50	100	μА
GATE Driver			•		
HIGH Voltage	Measure $V_C$ – GATE, $V_C$ = 10 V, 150 mA Load	-	1.5	2.2	V
LOW Voltage	Measure GATE – PGND, 150 mA SINK	-	1.2	1.5	V
HIGH Voltage Clamp	V <sub>C</sub> = 20 V, 1.0 nF	11	13.5	16	V
LOW Voltage Clamp	Measured at 10 mA Output Current	=	0.6	0.8	V
Peak Current	V <sub>C</sub> = 20 V, 1.0 nF, (Note 3)	-	1.0	-	Α
UVL Leakage	V <sub>C</sub> = 20 V measured at 0 V	-	-1.0	-50	μΑ
RISE Time	Load = 1.0 nF, 1.0 V < GATE < 9.0 V, V <sub>C</sub> = 20 V, T <sub>A</sub> = 25°C	-	60	100	ns
FALL Time	Load = 1.0 nF, 9.0 V > GATE > 1 .0 V, V <sub>C</sub> = 20 V	-	15	40	ns
SLOPE Compensation					
Charge Current	SLOPE = 2.0 V	-63	-53	-43	μΑ
COMP Gain	Fraction of slope voltage added to I <sub>SENSE</sub> , (Note 3)	0.095	0.100	0.105	V/V
Discharge Voltage	SYNC = 0 V	-	0.1	0.2	V

<sup>3.</sup> Guaranteed by design, not 100% tested in production.

Characteristic	Test Conditions	Min	Тур	Max	Unit
Current Sense					
OFFSET Voltage	(Note 4)	0.09	0.10	0.11	V
Blanking Time	-	_	55	160	ns
Blanking Disable Voltage	Adjust V <sub>FB</sub>	1.8	2.0	2.2	V
Second Current Threshold Gain	-	1.21	1.33	1.45	V/V
I <sub>SENSE</sub> Input Resistance	-	_	5.0	-	kΩ
Minimum On Time	GATE High to Low	30	70	110	ns
Gain	(Note 4)	0.78	0.80	0.82	V/V
OV & UV Voltage Monitors					
OV Monitor Threshold	-	2.4	2.5	2.6	V
OV Hysteresis Current	-	-10	-12.5	-15	μА
UV Monitor Threshold	-	1.38	1.45	1.52	V
UV Monitor Hysteresis	-	25	75	100	mV
SOFT START (SS)					
Charge Current	SS = 2.0 V	-70	-55	-40	μА
Discharge Current	SS = 2.0 V	250	1000	_	μΑ
Charge Voltage, V <sub>SS</sub>	-	4.4	4.7	5.0	V
Discharge Voltage, V <sub>SS</sub>	-	0.25	0.27	0.30	V

<sup>4.</sup> Guaranteed by design, not 100% tested in production.

# **PACKAGE PIN DESCRIPTION**

PIN#	PIN SYMBOL	FUNCTION
16 Lead S	O Narrow	
1	GATE	External power switch driver with 1.0 A peak capability.
2	I <sub>SENSE</sub>	Current sense amplifier input.
3	SYNC	Bi-directional synchronization. Locks to the highest frequency.
4	SLOPE	Additional slope to the current sense signal. Internal current source charges the external capacitor.
5	UV	Undervoltage protection monitor.
6	OV	Overvoltage protection monitor.
7	$R_TC_T$	Timing resistor R <sub>T</sub> and capacitor C <sub>T</sub> determine oscillator frequency and maximum duty cycle, D <sub>MAX</sub> .
8	I <sub>SET</sub>	Voltage at this pin sets pulse-by-pulse overcurrent threshold, and second threshold (1.33 times higher) with Soft Start retrigger (hiccup mode).
9	$V_{FB}$	Feedback voltage input. Connected to the error amplifier inverting input.
10	COMP	Error amplifier output. Frequency compensation network is usually connected between COMP and $V_{\text{FB}}$ pins.
11	SS	Charging external capacitor restricts error amplifier output voltage during the start or fault conditions (hiccup).
12	LGND	Logic ground.
13	V <sub>REF</sub>	5.0 V reference voltage output.
14	V <sub>CC</sub>	Logic supply voltage.
15	PGND	Output power stage ground connection.
16	$V_{\mathbb{C}}$	Output power stage supply voltage.




Figure 2. Block Diagram

### **CIRCUIT DESCRIPTION**




Figure 3. Typical Waveforms

# THEORY OF OPERATION

# Powering the IC

The IC has two supply and two ground pins.  $V_C$  and PGND pins provide high speed power drive for the external power switch.  $V_{CC}$  and LGND pins power the control portion of the IC. The internal logic monitors the supply voltage,  $V_{CC}$ . During abnormal operating conditions, the output is held low. The CS51021A requires only 75  $\mu A$  of startup current.

#### Voltage Feedback

The output voltage is monitored via the  $V_{FB}$  pin and is compared with the internal 2.5 V reference. The error amplifier output minus one diode drop is divided by 3 and connected to the negative input of the PWM comparator. The positive input of the PWM comparator is connected to the modified current sense signal. The oscillator turns the external power switch on at the beginning of each cycle. When current sense ramp voltage exceeds the reference side of PWM comparator, the output stage latches off. It is turned on again at the beginning of the next oscillator cycle.

# **Current Sense and Protection**

The current is monitored at the  $I_{SENSE}$  pin. The CS51021A has leading edge blanking circuitry that ignores the first 55 ns of each switching period. Blanking is disabled when  $V_{FB}$  is less than 2.0 V so that the minimum on–time of the controller does not have an additional 55 ns of delay time during fault conditions. For the remaining portion of the switching period, the current sense signal, combined with a fraction of the slope compensation voltage, is applied to the positive input of the PWM comparator where it is compared with the divided by three error amplifier output voltage. The pulse–by–pulse overcurrent protection threshold is set by the voltage at the  $I_{SET}$  pin. This voltage is passed through the  $I_{SET}$  Clamp and appears at the non–inverting input of the PWM comparator, limiting its dynamic range according to the following formula:

Overcurrent Threshold = 
$$0.8 \times VI(SENSE)$$
  
+ 0.1 V + 0.1 VSI OPE

where

VI(SENSE) is voltage at the ISENSE pin.

and

VSLOPE is voltage at the SLOPE pin.

During extreme overcurrent or short circuit conditions, the slope of the current sense signal will become much steeper than during normal operation. Due to loop propagation delay, the sensed signal will overshoot the pulse-by-pulse threshold eventually reaching the second overcurrent protection threshold which is 1.33 times higher than the first threshold and is described by the following equation:

2nd Threshold = 
$$1.33 \times V_{I(SET)}$$

Exceeding the second threshold will reset the Soft Start capacitor  $C_{SS}$  and reinitiate the Soft Start sequence, repeating for as long as the fault condition persists.

### **Soft Start**

During power up, when the output filter capacitor is discharged and the output voltage is low, the voltage across the Soft Start capacitor ( $V_{SS}$ ) controls the duty cycle. An internal current source of 55  $\mu A$  charges  $C_{SS}$ . The maximum error amplifier output voltage is clamped by the SS Clamp. When the Soft Start capacitor voltage exceeds the error amplifier output voltage, the feedback loop takes over the duty cycle control. The Soft Start time can be estimated with the following formula:

$$t_{SS} = 9 \times 10^4 \times C_{SS}$$

The Soft Start voltage,  $V_{SS}$ , charges and discharges between 0.25 V and 4.7 V.

### Slope Compensation

DC–DC converters with current mode control require a current sense signal with slope compensation to avoid instability at duty cycles greater than 50%. Slope capacitor  $C_S$  is charged by an internal 53  $\mu A$  current source and is discharged during the oscillator discharge time. The slope compensation voltage is divided by 10 and is added to the current sense voltage,  $V_{I(SENSE)}$ . The signal applied to the input of the PWM comparator is a combination of these two voltages. The slope compensation,  $dV_{SLOPE}/dt$ , is calculated using the following formula:

$$\frac{\text{dVSLOPE}}{\text{dt}} = 0.1 \times \frac{53 \, \mu \text{A}}{\text{Cs}}$$

It should be noted that internal capacitance of the IC will cause an error when determining slope compensation capacitance  $C_S$ . This error is typically small for large values of  $C_S$ , but increases as  $C_S$  becomes small and comparable to the internal capacitance. The effect is apparent as a reduction in charging current due to the need to charge the internal capacitance in parallel with  $C_S$ . Figure 4 shows a typical curve indicating this decrease in available charging current.




Figure 4. The Slope Compensation Pin Charge Current Reduces When a Small Capacitor Is Used.

# Undervoltage (UV) and Overvoltage (OV) Monitor

Two independent comparators monitor OV and UV conditions. A string of three resistors is connected in series between the monitored voltage (usually the input voltage) and ground (see Figure 5). When voltage at the OV pin exceeds 2.5 V, an overvoltage condition is detected and GATE shuts down. An internal 12.5  $\mu$ A current source turns on and feeds current into the external resistor,  $R_3$ , creating a hysteresis determined by the value of this resistor (the higher the value, the greater the hysteresis). The hysteresis voltage of the OV monitor is determined by the following formula:

$$VOV(HYST) = 12.5 \mu A \times R_3$$

where R<sub>3</sub> is a resistor connected from the OV pin to ground.

When the monitored voltage is low and the UV pin is less than 1.45 V, GATE shuts down. The UV pin has fixed 75 mV hysteresis.

Both OV and UV conditions are latched until the Soft Start capacitor is discharged. This way, every time a fault condition is detected the controller goes through the power up sequence.




Figure 5. UV/OV Monitor Divider

To calculate the OV?UV resistor divider:

1. Solve for R<sub>3</sub>, based on OV hysteresis requirements.

$$R_3 = \frac{VOV(HYST) \times 2.5 V}{V_{MAX} \times 12.5 \mu A}$$

where  $V_{OV(HYST)}$  is the desired amount of overvoltage hysteresis, and  $V_{MAX}$  is the input voltage at which the supply will shut down.

2. Find the total impedance of the divider.

$$R_{TOT} = R_1 + R_2 + R_3 = \frac{V_{MAX} \times R_3}{2.5}$$

3. Determine the value of R<sub>2</sub> from the UV threshold conditions.

$$R_2 = \frac{1.45 \times R_{TOT}}{V_{MIN}} - R_3$$

where  $V_{\mbox{\scriptsize MIN}}$  is the UV voltage at which the supply will shut down.

4. Calculate R<sub>1</sub>.

$$R_1 = R_{TOT} - R_2 - R_3$$

5. The undervoltage hysteresis is given by :

$$V_{UV(HYST)} = \frac{V_{MIN} \times 0.075}{1.45}$$

# **V<sub>REF</sub> Monitor**

The 5.0 V reference voltage is internally monitored to ensure that it remains within specifications. The monitor, which outputs a fault, can be tripped by two methods:

- If the reference voltage drops below 4.75 V
- If V<sub>CC</sub> falls below the STOP threshold

As indicated in the block diagram, any fault causes the output to stop switching and begins the discharge of the Soft Start capacitor  $C_{SS}$ .

#### **Synchronization**

A bi-directional synchronization is provided to synchronize several controllers. When SYNC pins are connected together, the converters will lock to the highest switching frequency. The fastest controller becomes the master, producing a 4.3 V, 200 ns pulse train. Only one, the highest frequency SYNC signal, will appear on the SYNC line.

### Sleep

The sleep input is an active high input. The CS51022A/4A is placed in sleep mode when SLEEP is driven high. In sleep mode, the controller and MOSFET are turned off. Connect to GND for normal operation. The sleep mode operates at VCC  $\leq$  15 V.




Figure 6. Frequency vs. R<sub>T</sub> for Discrete Capacitor Values

## **Oscillator and Duty Cycle Limit**

The switching frequency is set by  $R_T$  and  $C_T$  connected to the  $R_TC_T$  pin.  $C_T$  charges and discharges between 3.0 V and 1.5 V.

The maximum duty cycle is set by the ratio of the on time,  $t_{\rm ON}$ , and the whole period,  $T = t_{\rm ON} + t_{\rm OFF}$ . Because the timing capacitor's discharge current is trimmed, the maximum duty cycle is well defined. It is determined by the ratio between the timing resistor  $R_T$  and the timing capacitor  $C_T$ . Refer to figures 6 and 7 to select appropriate values for  $R_T$  and  $C_T$ .

$$f_{SW} = \frac{1}{T_{SW}}$$
;  $T_{SW} = t_{CH} + t_{DIS}$ 




Figure 7. Duty Cycle vs. R<sub>T</sub> for Discrete Capacitor Values

# PACKAGE THERMAL DATA

Parai	meter	SOIC-16	Unit
$R_{ heta JC}$	Typical	28	°C/W
$R_{\theta JA}$	Typical	115	°C/W

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
CS51021AEDR16G	SOIC-16 (Pb-Free)	2500 Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **MECHANICAL CASE OUTLINE**



**DATE 29 DEC 2006** 

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

  SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

  DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:			
PIN 1.	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE	#1	
2.	BASE	2.	ANODE	2.	BASE, #1	2.	COLLECTOR, #1		
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2		
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2		
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3		
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3		
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4		
8.	COLLECTOR	8.	CATHODE	8.	COLLECTOR, #2	8.	COLLECTOR, #4		
9.	BASE	9.	CATHODE	9.	COLLECTOR, #3	9.	BASE, #4		
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4		
11.	NO CONNECTION	11.	NO CONNECTION	11.	EMITTER, #3	11.	BASE, #3		
12.	EMITTER	12.	CATHODE	12.	COLLECTOR, #3	12.	EMITTER, #3		
13.	BASE	13.	CATHODE	13.	COLLECTOR, #4	13.	BASE, #2	COL DEDING	FOOTPRINT
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2	SOLDERING	3 FOOTPRINT
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	BASE, #1		8X
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1		5.40 <del>→</del>
								7	,.40
STYLE 5:		STYLE 6:		STYLE 7:					16X 1.12 <
PIN 1.	DRAIN, DYE #1		CATHODE	PIN 1.	SOURCE N-CH				
2.	DRAIN, #1		CATHODE	2.	COMMON DRAIN (OUTPU	T)		. 1	16
3.	DRAIN, #2	3.		3.	COMMON DRAIN (OUTPU			<b>↓ └──</b> ·	" 🗀
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH	•,		<del>-</del> —	
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPU	T)	16	5X <b>T</b>	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPU		0.5	iii I	' <u> </u>
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPU		0.0		
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH	,			
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPU	T)			
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPU	T)			
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPU	T)			
13.	GATE, #2	13.	ANODE	13.	GATE N-CH				
14.	SOURCE, #2	14.	ANODE	14.	COMMON DRAIN (OUTPU	T)			— V PITCH
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPU				<u> </u>
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH				
								8	9 + - + -
								<del></del> •	_ <del>-</del> <b></b>
									DIMENSIONS: MILLIMETERS
									DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16		PAGE 1 OF 1	

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative