Notific	ation Number	:	20200908002	Notification D	ate:	Jan. 11, 202	L
Title:	Datasheet fo	r TM	S320F28004x				
Custon	ner Contact:	Not	ification Manager		Dept:	Quality Se	rvices
			Notificati	on Details			
	otion of Chang					-	
			ated is announcing a		y notifica	ation.	
•		• •	being updated as su provides further de				
THE TON							
				т	MS320F2	80049, TMS320F2	280049C
	EXAS			TMS320F280048, T	MS320F2	80048C, TMS320	F280045
	NSTRUMENTS		TMS320F280041, 1	MS320F280041C, T		NUARY 2017-REVISED	
				J	-K3945E - JAN	NOART 2017 - REVISED	AFRIL 2020
Change	es from October 23,	2018 t	o April 29, 2020 (from D Rev	vision (October 2018) to	o E Revisio	n)	Page
	Section 1.1 (Features): Cha	nged "Ten hardware breakpoi	nts" to "Ten hardware b	reaknoints (with ERAD)"	1
•	Section 1.2 (Application	ons): L	Jpdated section.				2
			Diagram): Updated figure				
:	Table 3-1: Added nun	mpans nber of	on): Changed ADC Conversion f CLB tiles.	on time from 300 ns to 2	290 ns		9
•	Table 3-1: Added link	s to de	vice numbers				9
			pdated DESCRIPTION colum				
:	Table 4-4 (Power and Table 4-10 (Connection	ons for	nd): Updated DESCRIPTION Unused Pins): Updated ACC	EPTABLE PRACTICE o	olumn of GF	V. PIOX. VDDIO SW.	. <u>29</u>
	and VSS_SW						. <u>52</u>
•	Section 5.1 (Absolute	Maxin	num Ratings): Changed "Inpu put (per pin),"	t clamp current" conditio	n from "Digi	tal input (per	53
			about continuous clamp curre				
•	Section 5.6 (Electrical	l Chara	acteristics): Updated table				
			Commercial): Added ANSI/E				. 54
			Consumption (External Supply				
•	Table 5-3 (System Cu	urrent (Consumption (DCDC)): Updat	ed table			
			rrent Consumption): Updated				61
•	consumption						· <u></u>
•	Section 5.9.1.3 (Decid	ding Be	etween the LDO and the DC-I	DC): Added section			. 67
•	Table 5-9 (Reset Sigr	nals): L	Jpdated "JTAG/DEBUG LOGI ck Frequency and Timing Req	C RESET" column	noc): Domo	uod "V1 Input	. <u>69</u>
			Using an External Clock Sou				. 73
•	Table 5-13 (Input Clo	ck Fre	quency): Updated f _(x1)				
			requencies): Removed footno				74
	Table 5-24 (Flash Pa	ramete	rs): Updated table and "Progr	am time is at the maxim	um device f	requency"	· <u>14</u>
	footnote.						
			AG): Change "emulator" to "J ot Architecture): Added ERAD.				
•	Section 5.10.1.2 (AD	C Elec	trical Data and Timing): Addeo	INOTE about keeping V	/REFHI pin	below VDDA +	
			tional operation.				
			Conditions): Updated table. A Added footnote referencing "A				
•	Table 5-48 (PGA Cha	racter	stics): Updated footnote abou	t ADC gain error. Update	ed footnote	about ADC offset	110
							<u>112</u>
			ensor Characteristics): Update AC Electrical Data and Timin				<u>114</u>
	VDDA + 0.3 V to ensu	ure pro	per functional operation				
			etrical Characteristics): Add				
			ctrical Characteristics): Addeo ut Connectivity): Added connectivity				
•	Figure 5-60 (Synchro	nizatio	n Chain Architecture): Update	d figure			
			adrature Encoder Pulse (eC				141
			ctrical Data and Timing): Add				<u>141</u> 145
•	Table 5-64 (SDFM Ti	ming F	Requirements When Using Asy	nchronous GPIO (ASYN	VC) Option):	Updated table	145
•	Figure 5-67 (SDFM T	iming I	Diagram – Mode 2): Updated	figure			<u>146</u>

	Section 5.12.2.1 (I2C Electrical Data and Timing): Updated NOTE about I2C module clock.	153
	Table 5-66 (I2C Timing Requirements): Updated table.	
	Table 5-67 (I2C Switching Characteristics): Updated table.	
	Figure 5-71 (I2C Timing Diagram): Added figure.	
	Section 5.12.3 (Power Management Bus (PMBus) Interface): Changed Fast Mode from "400 kHz" to "Up to	
	400 kHz". Removed Fast Mode+.	. 155
•	Figure 5-73 (SCI Block Diagram): Updated figure	. 159
•	Table 5-71 (SPI Master Mode Switching Characteristics (Clock Phase = 0)): Updated MIN values of	
	Parameter 23 [t _{d(SPC)M}]	. 163
•	Table 5-72 (SPI Master Mode Switching Characteristics (Clock Phase = 1)): Updated MIN value of	
	Parameter 23 [t _{d(SPC)M}]	. 163
•	Figure 5-76 (SPI Master Mode External Timing (Clock Phase = 1)): Updated Parameter 24.	. 165
•	Table 5-75 (SPI Slave Mode Timing Requirements): Updated Parameter 25, t _{su/STEIS}	
•	Table 5-76 (SPI High-Speed Master Mode Switching Characteristics (Clock Phase = 0)): Updated MIN values of	
	Parameter 23 [t _{d/SPCM}]	
•	Table 5-77 (SPI High-Speed Master Mode Switching Characteristics (Clock Phase = 1)): Updated MIN value of	
	Parameter 23 [t _{u/spc/m}]	168
•	Figure 5-80 (High-Speed SPI Master Mode External Timing (Clock Phase = 1)): Updated Parameter 24	. 170
•	Section 5.12.7 (Fast Serial Interface (FSI)): Added paragraph about configuring the integrated skew	
	compensation block	. 175
•	Figure 5-85 (FSITX Block Diagram): Updated figure.	. 177
•	Section 5.12.7.1.1 (FSITX Electrical Data and Timing): Removed "FSITX GPIO Mux Groups" table	. 178
•	Table 5-82 (FSIRX Switching Characteristics): Added table.	. 181
•	Section 5.12.7.3.1 (FSITX SPI Signaling Mode Electrical Data and Timing): Changed "SPI Mode" to "SPI	
	Signaling Mode"	
•	Figure 6-1 (Functional Block Diagram): Updated figure.	. 184
•	Table 6-1 (C28x Memory Map): Updated table.	
•	Section 6.7 (Control Law Accelerator (CLA)): Updated features of Memory and Shared Peripherals.	
•	Figure 6-2 (CLA Block Diagram): Removed Legend for CLA Data Buses and Legend for CLA Program Buses	
•	Figure 6-4 (Windowed Watchdog): Updated figure.	
•	Section 6.12 (Configurable Logic Block (CLB)): Updated section.	
•	Figure 6-5 (CLB Overview): Updated figure.	
•	Section 7.1 (TI Reference Design): Changed section title from "TI Design or Reference Design" to "TI Reference	
	Design". Updated section.	. <u>209</u>
•	Section 8 (Device and Documentation Support): Changed "Community Resources" section to "Support	
	Resources" section. Updated section.	
•	Section 8.1 (Device and Development Support Tool Nomenclature): Updated section.	. <u>210</u>
•	Figure 8-1 (Device Nomenclature): Added nomenclature for shipping options. Removed TMP (P) prefix. Updated	
	footnote	
•	Section 8.2 (Markings): Added section.	
•	Section 8.3 (Tools and Software): Updated section.	
•	Section 8.4 (Documentation Support): Updated section.	. <u>214</u>

The datasheet number will be changing.

Device Family	Change From:	Change To:		
TMS320F280049, TMS320F280049C				
TMS320F280048, TMS320F280048C, TMS320F280045, TMS320F280041, TMS320F280041C, TMS320F280040, TMS320F280040C	SPRS945D	SPRS945E		

These changes may be reviewed at the datasheet links provided. <u>http://www.ti.com/product/TMS320F280049</u>

Reason for Change:

To accurately reflect device characteristics.

Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):

No anticipated impact. This is a specification change announcement only. There are no changes to the actual device.

Changes to product identification resulting from this notification:					
None.					
Product Affected:					
F280040CPMQR	F280041PZQR	F280045PZSR	F280049CRSHSR		
F280040PMQR	F280041PZS	F280045RSHSR	F280049PMS		
F280041CPMS	F280041PZSR	F280048CPMQR	F280049PMSR		
F280041CPZQR	F280041RSHSR	F280048PMQR	F280049PZQ		
F280041CPZS	F280045PMS	F280049CPMS	F280049PZQR		
F280041CRSHSR	F280045PMSR	F280049CPZQR	F280049PZS		
F280041PMS	F280045PZS	F280049CPZS	SG00944PMS		
F280041PMSR	F280049PZSR	F280049RSHSR			

For questions regarding this notice, e-mails can be sent to the regional contacts shown below or your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
WW Change Management Team	PCN ww admin team@list.ti.com

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property

right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<u>www.ti.com/legal/termsofsale.html</u>) or other applicable terms available either on <u>ti.com</u> or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.