

FFATURFS

24-BIT FET BUS SWITCH

2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V TOLERANT LEVEL SHIFTER

Check for Samples: SN74CB3T16211

FEATURES	
 Member of the Texas Instruments Widebus™ Family 	DGG, DGV, OR DL PACKAGE (TOP VIEW)
 Output Voltage Translation Tracks V_{cc} 	
Supports Mixed-Mode Signal Operation on	1A1 2 55 2 0E
All Data I/O Ports	1A2 🛛 3 54 🗍 1B1
 5-V Input Down to 3.3-V Output Level 	1A3 🛛 4 53 🗋 1B2
Shift With 3.3-V V _{CC}	1A4 🛛 5 52 🗋 1B3
 5-V/3.3-V Input Down to 2.5-V Output 	1A5 [6 51 [1B4
Level Shift With 2.5-V V _{cc}	1A6 7 50 1B5
5-V Tolerant I/Os With Device Powered Up	GND 8 49 GND
or Powered Down	
Bidirectional Data Flow With Near-Zero	
Propagation Delay	1A9 [] 11 46 [] 1B8 1A10 [] 12 45 [] 1B9
Low ON-State Resistance (r _{on}) Characteristics	1A10 [12 45] 1B9 1A11 [13 44] 1B10
$(r_{on} = 5 \Omega Typ)$	1A12 443 1B10
Low Input/Output Capacitance Minimizes	2A1 15 42 1B12
Loading (C _{io(OFF)} = 5 pF Typ)	2A2 16 41 2B1
Data and Control Inputs Provide	V _{CC} [] 17 40 [] 2B2
Undershoot Clamp Diodes	2A3 [18 39] 2B3
Low Power Consumption	GND [] 19 38] GND
(I _{cc} = 70 μΑ Max)	2A4 🛛 20 🛛 37 🗋 2B4
• V _{CC} Operating Range From 2.3 V to 3.6 V	2A5 21 36 2B5
 Data I/Os Support 0- to 5-V Signaling Levels 	2A6 22 35 2B6
(0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)	2A7 23 34 2B7
Control Inputs Can Be Driven by TTL	
or 5-V/3.3-V CMOS Outputs	
 I_{off} Supports Partial-Power-Down Mode 	
Operation	2A11 [] 27 30 [] 2B11 2A12 [] 28 29 [] 2B12
Latch-Up Performance Exceeds 250 mA Per	
JESD 17	NC - No internal connection

- **ESD Performance Tested Per JESD 22** •
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- **Supports Digital Applications: Level** . Translation, PCI Interface, Bus Isolation
- Ideal for Low-Power Portable Equipment .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.




SCDS147C-OCTOBER 2003-REVISED AUGUST 2012

DESCRIPTION/ORDERING INFORMATION

The SN74CB3T16211 is a high-speed TTL-compatible FET bus switch with low ON-state resistance (r_{on}), allowing for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by providing voltage translation that tracks V_{CC}. The SN74CB3T16211 supports systems using 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see Figure 1).

DESCRIPTION/ORDERING INFORMATION (CONTINUED)



If the input high voltage (V_{IH}) level is greater than or equal to V_{CC} + 1V, and less than or equal to 5.5 V, the output high voltage (V_{OH}) level will be equal to approximately the V_{CC} voltage level.

Figure 1. Typical DC Voltage-Translation Characteristics

The I/O port of this device has a pullup current source that maintains the output voltage at V_{CC} when the device is ON, and the input is greater than or equal to $V_{CC} - 1$. Because of the pullup current source, the output voltage level may be less than V_{CC} when the operating frequency is low and the I/O port is connected to a pulldown resistor. In order to maintain the output voltage at V_{CC} , a pullup resistor must be connected to V_{CC} instead of a pulldown resistor to ground.

The SN74CB3T16211 is organized as two 12-bit bus switches with separate output-enable $(1\overline{OE}, 2\overline{OE})$ inputs. It can be used as two 12-bit bus switches or as one 24-bit bus switch. When \overline{OE} is low, the associated 12-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When \overline{OE} is high, the associated 12-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tube	SN74CB3T16211DL	- CB3T16211
	550P - DL	Tape and reel	SN74CB3T16211DLR	CD3110211
	TOOOD DOO	Tube	SN74CB3T16211DGG	000740044
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74CB3T16211DGGR	- CB3T16211
	TVSOP – DGV	Tape and reel	SN74CB3T16211DGVR	KR211
	VFBGA – GQL (Pb-free)	Tape and reel	SN74CB3T16211GQLR	KR211
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74CB3T16211ZQLR	KR211

Table 1. ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



SCDS147C - OCTOBER 2003-REVISED AUGUST 2012

1 2 3 4 5 6 A O O O O O O B O O O O O O O C O O O O O O O O D O O O O O O O O F O O O O O O O O G O O O O O O O O J O O O O O O O O K O O O O O O O O		GQL OR ZQL PACKAGE (TOP VIEW)						
B O O O O O O O C O O O O O O O D O O O O O O O E O O O O O O O F O O O O O O O G O O O O O O O H O O O O O O O J O O O O O O O		1	2	3	4	5	6	
C 000000 D 000000 E 00 000 F 00 000 G 000000 H 000000 J 000000	A	́С	С	С	С	С	0	
□ 000000 = 00 00 F 00 00 G 000000 H 000000 J 000000	в	С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
E 00 00 F 00 00 G 000000 H 000000 J 000000	с	С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
F O O O O G O O O O O O O H O O O O O O O J O O O O O O O O	D	С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
с с с с с с с с с с с с с с	Е	С	\bigcirc			\bigcirc	\bigcirc	
H 000000	F	С	\bigcirc			\bigcirc	\bigcirc	
1 000000	G	С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
	н	С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
K COCOCO	J	С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	
	к	С	\bigcirc	\bigcirc	\bigcirc	С	\bigcirc	


Table 2	2. TERN	IINAL A	SSIGN	MENTS	

	1	2	3	4	5	6
Α	1A2	1A1	NC ⁽¹⁾	1 0E	2 <mark>0E</mark>	1B1
В	1A5	1A4	1A3	1B2	1B3	1B4
С	1A7	GND	1A6	1B5	GND	1B6
D	1A10	1A8	1A9	1B8	1B7	1B9
Е	1A12	1A11			1B10	1B11
F	2A1	2A2			2B1	1B12
G	V _{CC}	GND	2A3	2B3	GND	2B2
н	2A4	2A5	2A6	2B6	2B5	2B4
J	2A7	2A8	2A9	2B9	2B8	2B7
к	2A10	2A11	2A12	2B12	2B11	2B10

(1) NC - No internal connection

Table 3. FUNCTION TABLE (EACH 12-BIT BUS SWITCH)

	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect




LOGIC DIAGRAM (POSITIVE LOGIC)

TEXAS INSTRUMENTS

SCDS147C-OCTOBER 2003-REVISED AUGUST 2012

www.ti.com

SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



- (1) Gate voltage (V_G) is approximately equal to V_{CC} + V_T when the switch is ON and V_I > V_{CC} + V_T.
- (2) Internal enable signal applied to the switch

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range ⁽²⁾	Supply voltage range ⁽²⁾			
V _{IN}	Control input voltage range ⁽²⁾ (3)		-0.5	7	V
V _{I/O}	Switch I/O voltage range ^{(2) (3) (4)}		-0.5	7	V
I _{IK}	Control input clamp current	V _{IN} < 0		-50	mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0		-50	mA
I _{I/O}	ON-state switch current ⁽⁵⁾			±128	mA
	Continuous current through V _{CC} or GND			±100	mA
		DGG package		64	
0	Deales as the arreal interaction of (6)	DGV package		48	°C/W
θ_{JA}	Package thermal impedance ⁽⁶⁾	DL package		56	-C/W
		GQL/ZQL package		42	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.

(5) I_{I} and I_{O} are used to denote specific conditions for $I_{I/O}$

(6) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2.3	3.6	V
V _{IH}	High lovel control input veltage	V_{CC} = 2.3 V to 2.7 V	1.7	5.5	V
	High-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	5.5	v	
	Low-level control input voltage $\frac{V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}}{V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}}$	0	0.7	N	
VIL		0	0.8	V	
V _{I/O}	/I/O Data input/output voltage			5.5	V
T _A	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCDS147C-OCTOBER 2003-REVISED AUGUST 2012

www.ti.com

Electrical Characteristics⁽¹⁾

over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS			TYP ⁽²⁾	MAX	UNIT
V _{IK}		$V_{CC} = 3 V, I_{I} = -18 mA$				-1.2	V
V _{ОН}		See Figure 3 and Figure 4					
I _{IN}	Control inputs	V_{CC} = 3.6 V, V_{IN} = 3.6 V to 5.5 V or GN	D			±10	μA
			$V_{I} = V_{CC} - 0.7 \text{ V to } 5.5 \text{ V}$			±20	
I _I		$V_{CC} = 3.6 \text{ V}$, Switch ON, $V_{IN} = V_{CC}$ or GND	$V_{\rm I}$ = 0.7 V to $V_{\rm CC}$ – 0.7 V			-40	μA
			$V_{I} = 0$ to 0.7 V			±5	
I_{OZ} ⁽³⁾ $V_{CC} = 3.6 \text{ V}, V_O = 0 \text{ to } 5.5 \text{ V}, V_I = 0,$ Switch OFF, $V_{IN} = V_{CC} \text{ or GND}$					±10	μA	
I _{off}		$V_{CC} = 0, V_{O} = 0$ to 5.5 V, $V_{I} = 0$				10	μA
		$V_{CC} = 3.6 \text{ V}, \text{ I}_{I/O} = 0,$	$V_I = V_{CC}$ or GND			70	
ICC		Switch ON or OFF, $V_{IN} = V_{CC}$ or GND	V _I = 5.5 V			70	μA
ΔI_{CC} ⁽⁴⁾	Control inputs	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0 Other inputs at V_{CC} or GND	0.6 V,			300	μA
C _{in}	Control inputs	V_{CC} = 3.3 V, V_{IN} = V_{CC} or GND			4		pF
Cio(OFF)		V_{CC} = 3.3 V, $V_{I/O}$ = 5.5 V, 3.3 V, or GNI Switch OFF, V_{IN} = V_{CC} or GND	D,		5		pF
<u> </u>		$V_{CC} = 3.3 V$, Switch ON,	$V_{I/O} = 5.5 \text{ V or } 3.3 \text{ V}$		5		~F
C _{io(ON)}		$V_{IN} = V_{CC}$ or GND	$V_{I/O} = GND$		13		pF
		$V_{CC} = 2.3 \text{ V}, \text{ TYP at } V_{CC} = 2.5 \text{ V},$	I _O = 24 mA		5	9.5	
r _{on} ⁽⁵⁾		$V_1 = 0$	I _O = 16 mA		5	9.5	Ω
		$y_{1} = 2y_{1}y_{2} = 0$	I _O = 64 mA		5	8.5	
		$V_{CC} = 3 V, V_{I} = 0$	I _O = 32 mA		5	8.5	

(1)

(2)

(3)

 V_{IN} and I_{IN} refer to control inputs. V_I , V_O , I_I , and I_O refer to data pins. All typical values are at $V_{CC} = 3.3$ V (unless otherwise noted), $T_A = 25^{\circ}$ C. For I/O ports, the parameter I_{OZ} includes the input leakage current. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND. (4)

(5) Measured by the voltage drop between A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO	V _{CC} = ± 0.2		V _{CC} = 3 ± 0.3	3.3 V 8 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
t _{pd} ⁽¹⁾	A or B	B or A		0.15		0.25	ns
t _{en}	OE	A or B	1	12	1	10	ns
t _{dis}	OE	A or B	1	7.5	1	8.5	ns

The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load (1) capacitance, when driven by an ideal voltage source (zero output impedance).


SCDS147C-OCTOBER 2003-REVISED AUGUST 2012

www.ti.com





TEST	VCC	51	ĸL	٧I	UL L	\mathbf{v}_{Δ}
t _{pd(s)}	$2.5 V \pm 0.2 V$ $3.3 V \pm 0.3 V$	Open Open	500 Ω 500 Ω	3.6 V or GND 5.5 V or GND	30 pF 50 pF	
t _{PLZ} /t _{PZL}	$\begin{array}{c} 2.5 \ V \pm 0.2 \ V \\ 3.3 \ V \pm 0.3 \ V \end{array}$	$2 \times V_{CC}$ $2 \times V_{CC}$	500 Ω 500 Ω	GND GND	30 pF 50 pF	0.15 V 0.3 V
t _{PHZ} /t _{PZH}	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	Open Open	500 Ω 500 Ω	3.6 V 5.5 V	30 pF 50 pF	0.15 V 0.3 V



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as $t_{\text{en}}.$
- G. t_{PLH} and t_{PHL} are the same as t_{pd(s)}. The t_{pd} propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Test Circuit and Voltage Waveforms



SCDS147C - OCTOBER 2003 - REVISED AUGUST 2012

TYPICAL CHARACTERISTICS





Figure 3. Data Output Voltage vs Data Input Voltage

Texas NSTRUMENTS

SCDS147C-OCTOBER 2003-REVISED AUGUST 2012



SCDS147C - OCTOBER 2003-REVISED AUGUST 2012



www.ti.com

REVISION HISTORY

Cł	Changes from Revision B (January 2006) to Revision C						
•	Updated graphic and note in figure 1.	2					



PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
74CB3T16211DGGRE4	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16211	Samples
SN74CB3T16211DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16211	Samples
SN74CB3T16211DGVR	ACTIVE	TVSOP	DGV	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	KR211	Samples
SN74CB3T16211DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16211	Samples
SN74CB3T16211DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16211	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CB3T16211DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74CB3T16211DLR	SSOP	DL	56	1000	367.0	367.0	55.0	



5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74CB3T16211DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194




DGV0056A



PACKAGE OUTLINE

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-194.




DGV0056A

EXAMPLE BOARD LAYOUT

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGV0056A

EXAMPLE STENCIL DESIGN

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated