

Maxim > Design Support > Technical Documents > Application Notes > T/E Carrier and Packetized > APP 310

Keywords: D4, framing, signaling, transmit, receive, Fs, Ft, F bits, signaling bits, T1 devices, D4 mode

APPLICATION NOTE 310

D4 Framing and Signaling

Aug 10, 2001

Abstract: This application note contains information necessary to control D4 framing and signaling on the Maxim T1 devices. It incorporates the necessary information to enable both transmit and receive D4 framing and signaling. For the transmit path, programming of the registers for framing and signaling operations are discussed in detail. For the receive path, programming of the registers for recovering framing and signaling is discussed along with receive interrupt handling. The application note provides all the necessary information to get the Maxim T1 device operating in D4 mode.

Introduction

This application note applies to the following products:

T1 Framers	T1 SCTs
DS2141A	DS2151Q
DS21Q41B	DS2152
DS21Q42	DS21352
DS21FF42	DS21552
DS21FT42	DS21Q352
	DS21Q352

All Maxim T1 framers and single-chip transceivers (SCTs) provide support for D4 framing and signaling, as shown in **Figure 1**. This application note provides the requirements to enable the D4 format in the transmit and receive paths for T1 framers and SCTs. For the transmit path, programming the registers for framing and signaling operations are discussed. For the receive path, programming the registers to retrieve framing and signaling is discussed along with receive interrupt handling.




Figure 1. D4 framing format.

D4 Framing Register Settings

Several registers must be initialized to enable D4 multiframing. **Table 1** shows the register settings required to generate and receive D4 multiframing.

Table 1. D4 Framing Register Settings				
Register Setting	Function			
CCR2.7, CCR2.3 = 0	Selects D4 multiframing in the transmit and receive directions.			
CCR2.5 = 1	Enables insertion of the 6-bit Fs pattern.			
TFDL = 1Ch	This is the 6-bit Fs pattern.			
RCR1.3 = 1	If this bit is cleared, the receiver declares synchronization on the Ft pattern only and will not be guaranteed to find the D4 multiframe boundary.			
Toggle low to high RCR1.0	Required after configuring the control registers to force resynchronization.			

Transmit Signaling Registers

In D4 multiframing, only six of the 12 transmit signaling registers are needed to load a multiframe of signaling. The transmitter alternates, loading the contents of TS1 through TS6 into one multiframe, followed by the contents of TS7 through TS12 into the next multiframe, then back again. Therefore, load the transmit signaling bytes into two registers, as shown in **Table 2**. A full register map shows the bits of each transmit signaling register in **Table 3**.

Table 2. Transmit Signaling Registers				
Register	Description			
TS1 and TS7	A bits for channels 1 through 8			
TS2 and TS8	A bits for channels 9 through 16			
TS3 and TS9	A bits for channels 17 through 24			
TS4 and TS10	B bits for channels 1 through 8			
TS5 and TS11	B bits for channels 9 through 16			
TS6 and TS12	B bits for channels 17 through 24			

Table 3. Transmit Signaling Register Map (D4 Format)								
(MSB)								(LSB)
TS1 (70h)	CH8-	CH7-	CH6-	CH5-	CH4-	CH3-	CH2-	CH1-
	A	A	A	A	A	A	A	A
TS2 (71h)	CH16-	CH15-	CH14-	CH13-	CH12-	CH11-	CH10-	CH9-
	A	A	A	A	A	A	A	A
TS3 (72h)	CH24-	CH23-	CH22-	CH21-	CH20-	CH19-	CH18-	CH17-
	A	A	A	A	A	A	A	A
TS4 (73h)	CH8-	CH7-	CH6-	CH5-	CH4-	CH3-	CH2-	CH1-
	B	B	B	B	B	B	B	B
TS5 (74h)	CH16-	CH15-	CH14-	CH13-	CH12-	CH11-	CH10-	CH9-
	B	B	B	B	B	B	B	B
TS6 (75h)	CH24-	CH23-	CH22-	CH21-	CH20-	CH19-	CH18-	CH17-
	B	B	B	B	B	B	B	B
TS7 (76h)	CH8-	CH7-	CH6-	CH5-	CH4-	CH3-	CH2-	CH1-
	A	A	A	A	A	A	A	A
TS8 (77h)	CH16-	CH15-	CH14-	CH13-	CH12-	CH11-	CH10-	CH9-
	A	A	A	A	A	A	A	A
TS9 (78h)	CH24-	CH23-	CH22-	CH21-	CH20-	CH19-	CH18-	CH17-
	A	A	A	A	A	A	A	A
TS10	CH8-	CH7-	CH6-	CH5-	CH4-	CH3-	CH2-	CH1-
(79h)	B	B	B	B	B	B	B	B
TS11(7Ah)	CH16-	CH15-	CH14-	CH13-	CH12-	CH11-	CH10-	CH9-
	B	B	B	B	B	B	B	B

TS12(7Bh)	CH24-	CH23-	CH22-	CH21-	CH20-	CH19-	CH18-	CH17-
1312(7611)	В	В	В	В	В	В	В	В

Receive Signaling Registers

Table 4 provides a detailed view of the bits of each receive signaling register. Signaling from the most recent multiframe is loaded into RS7 through RS12. Signaling from the previous multiframe is moved from RS7 through RS12 and copied to RS1 through RS6. Older signaling is discarded.

Table 4. Receive Signaling Registers (D4 Format)								
(MSB)								(LSB)
RS1 (60h)	CH8-	CH7-	CH6-	CH5-	CH4-	CH3-	CH2-	CH1-
	A	A	A	A	A	A	A	A
RS2 (61h)	CH16-	CH15-	CH14-	CH13-	CH12-	CH11-	CH10-	CH9-
	A	A	A	A	A	A	A	A
RS3 (62h)	CH24-	CH23-	CH22-	CH21-	CH20-	CH19-	CH18-	CH17-
	A	A	A	A	A	A	A	A
RS4 (63h)	CH8-	CH7-	CH6-	CH5-	CH4-	CH3-	CH2-	CH1-
	B	B	B	B	B	B	B	B
RS5 (64h)	CH16-	CH15-	CH14-	CH13-	CH12-	CH11-	CH10-	CH9-
	B	B	B	B	B	B	B	B
RS6 (65h)	CH24-	CH23-	CH22-	CH21-	CH20-	CH19-	CH18-	CH17-
	B	B	B	B	B	B	B	B
RS7 (66h)	CH8-	CH7-	CH6-	CH5-	CH4-	CH3-	CH2-	CH1-
	A	A	A	A	A	A	A	A
RS8 (67h)	CH16-	CH15-	CH14-	CH13-	CH12-	CH11-	CH10-	CH9-
	A	A	A	A	A	A	A	A
RS9 (68h)	CH24-	CH23-	CH22-	CH21-	CH20-	CH19-	CH18-	CH17-
	A	A	A	A	A	A	A	A
RS10	CH8-	CH7-	CH6-	CH5-	CH4-	CH3-	CH2-	CH1-
(69h)	B	B	B	B	B	B	B	B
RS11(6Ah)	CH16-	CH15-	CH14-	CH13-	CH12-	CH11-	CH10-	CH9-
	B	B	B	B	B	B	B	B
RS12(6Bh)	CH24-	CH23-	CH22-	CH21-	CH20-	CH19-	CH18-	CH17-
	B	B	B	B	B	B	B	B

Receive Interrupt Handling

Two interrupts can be used to give the user notification that the receive signaling registers need to be retrieved:

Receive Multiframe Interrupt (RMF):

The RMF bit in Status Register 2 (SR2.7) is set and the bits in the receive signaling registers are updated on receive multiframe boundaries. Therefore, the RMF interrupt can be used to determine when to retrieve the

receive signaling registers. Setting bit 7 of the Interrupt Mask Register 2 (IMR2.7) enables the RMF interrupt.

Receive Signaling Change Interrupt (RSC):

The RSC bit in Status Register 2 (SR2.0) is set when a change of sate is detected in any of the signaling bits. Setting bit 0 of the Interrupt Mask Register 2 (IMR2.0) enables the RSC interrupt. Once a signaling change has been detected, the user has at least 2.75ms to read the data before it is lost.

When responding to an RMF or RSC interrupt, the most recent multiframe of signaling is available in RS7 through RS12, not RS1 through RS6. The receive signaling registers are frozen and not updated during a loss-of-sync condition (SR1.0 = 1). They contain the most recent signaling information before the "OOF" occurred. The signaling data reported in RS1 to RS12 is also available at the RSIG and RSER pins.

D4 Framing and Signaling Information

For more information about Maxim's T1 framers and SCTs, please consult the data sheets available on our website at www.maximintegrated.com/telecom.

If you have further questions concerning the operation of our T1 framers or SCTs, please contact the Telecommunication Applications support team.

Related Parts	
DS21352	3.3V DS21352 and 5V DS21552 T1 Single Chip Transceivers
DS2141A	T1 Controller
DS2151Q	T1 Single Chip Transceiver
DS2152	Enhanced T1 Single Chip Transceiver
DS21552	3.3V DS21352 and 5V DS21552 T1 Single Chip Transceivers
DS21FF42	4 x 4 16 Channel T1 Framer / 4 x 3 12 Channel T1 Framer
DS21FT42	4 x 4 16 Channel T1 Framer / 4 x 3 12 Channel T1 Framer
DS21Q352	Quad T1/E1 Transceiver (3.3V, 5.0V)
DS21Q41B	Quad T1 Framer
DS21Q42	Enhanced Quad T1 Framer
DS21Q552	Quad T1/E1 Transceiver (3.3V, 5.0V)

More Information

For Technical Support: http://www.maximintegrated.com/support

For Samples: http://www.maximintegrated.com/samples

Other Questions and Comments: http://www.maximintegrated.com/contact

Application Note 310: http://www.maximintegrated.com/an310
APPLICATION NOTE 310, AN310, AN 310, APP310, Appnote310, Appnote 310
© 2012 Maxim Integrated Products, Inc.

Additional Legal Notices: http://www.maximintegrated.com/legal