SCCS022A - MAY 1994 - REVISED OCTOBER 2001

 Function, Pinout, and Drive Compatible With FCT and F Logic Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions 	CY54FCT374T D PACKAGE CY74FCT374T P, Q, OR SO PACKAGE (TOP VIEW) $\overline{OE}\left[1 \qquad 20\right] V_{CC}$
 Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics 	O ₀ [] 2 19] O ₇ D ₀ [] 3 18] D ₇ D ₁ [] 4 17 [] D ₆
 I_{off} Supports Partial-Power-Down Mode Operation 	$\begin{array}{ccc} O_1 \\ O_2 \\ O_2 \\ O_3 \\ O_5 \\ O_5$
 Matched Rise and Fall Times Fully Compatible With TTL Input and Output Logic Levels 	D ₂ [] 7 14 [] D ₅ D ₃ [] 8 13] D ₄ O ₃ [] 9 12 [] O ₄ GND [] 10 11 [] CP
 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101) 	CY54FCT374T L PACKAGE (TOP VIEW)
Edge-Triggered D-Type Inputs	OV CC OD
250-MHz Typical Switching Rate	
 CY54FCT374T – 32-mA Output Sink Current – 12-mA Output Source Current 	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
 CY74FCT374T 64-mA Output Sink Current 32-mA Output Source Current 	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
• 3-State Outputs	G C P C P 03

description

The 'FCT374T devices are high-speed, low-power, octal D-type flip-flops, featuring separate D-type inputs for each flip-flop. These devices have 3-state outputs for bus-oriented applications. A buffered clock (CP) and output-enable (OE) inputs are common to all flip-flops. The eight flip-flops in the 'FCT374T store the state of their individual D inputs that meet the setup-time and hold-time requirements on the low-to-high CP transition. When \overline{OE} is low, the contents of the eight flip-flops are available at the outputs. When \overline{OE} is high, the outputs are in the high-impedance state. The state of \overline{OE} does not affect the state of the flip-flops.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCCS022A - MAY 1994 - REVISED OCTOBER 2001

TA	PAC	KAGE [†]	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING							
	QSOP – Q	Tape and reel	5.2	CY74FCT374CTQCT	FCT374C							
	SOIC – SO	Tube	5.2	CY74FCT374CTSOC	FCT374C							
	5010 - 50	Tape and reel	5.2	CY74FCT374CTSOCT	FC1374C							
	DIP – P	Tube	6.5	CY74FCT374ATPC	CY74FCT374ATPC							
1000 10 0500	QSOP – Q	Tape and reel	6.5	CY74FCT374ATQCT	FCT374A							
–40°C to 85°C	SOIC – SO		6.5	CY74FCT374ATSOC	FCT374A							
	5010 - 50	Tape and reel	6.5	CY74FCT374ATSOCT	FC1374A							
	QSOP – Q	Tape and reel	10	CY74FCT374TQCT	FCT374							
	SOIC – SO	Tube	10	CY74FCT374TSOC	FCT374							
	5010 - 50	Tape and reel	10	CY74FCT374TSOCT	FC1374							
	CDIP – D	Tube	6.2	CY54FCT374CTDMB								
	LCC – L	Tube	6.2	CY54FCT374CTLMB								
55°C to 105°C	CDIP – D	Tube	7.2	CY54FCT374ATDMB								
–55°C to 125°C	LCC – L	Tube	7.2	CY54FCT374ATLMB								
	CDIP – D	Tube	11	CY54FCT374TDMB								
	LCC – L	Tube	11	CY54FCT374TLMB								

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE


	INPUTS		OUTPUT
D	СР	OE	0
Н	Ŷ	L	Н
L	Ŷ	L	L
Х	Х	Н	Z

H = High logic level, L = Low logic level,

X = Don't care, Z = High-impedance state,

 \uparrow = Low-to-high clock transition

logic diagram (positive logic)



To Seven Other Channels



SCCS022A - MAY 1994 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential		–0.5	V to 7 V
DC input voltage range		0.5	V to 7 V
DC output voltage range		0.5	V to 7 V
DC output current (maximum sink current/pin)			120 mA
Package thermal impedance, θ_{JA} (see Note 1):	P package		69°C/W
	Q package		68°C/W
	SO package		58°C/W
Ambient temperature range with power applied,	, T _A	-65°C 1	to 135°C
Storage temperature range, T _{stg}		-65°C 1	to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

		CY	54FCT37	74T CY74FCT374T				UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
\vee_{IL}	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-32	mA
IOL	Low-level output current			32			64	mA
Τ _Α	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



SCCS022A - MAY 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				CY	54FCT37	'4T	CY	74FCT37	'4T	
PARAMETER		TEST CONDITION	DNS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
N/	V _{CC} = 4.5 V,	I _{IN} = -18 mA			-0.7	-1.2				V
VIK	V _{CC} = 4.75 V,	I _{IN} = -18 mA						-0.7	-1.2	v
	V _{CC} = 4.5 V,	I _{OH} = -12 mA		2.4	3.3					
VOH	V _{CC} = 4.75 V	I _{OH} = -32 mA					2			V
	VCC = 4.75 V	I _{OH} = -15 mA					2.4	3.3		
Ve	V _{CC} = 4.5 V,	I _{OL} = 32 mA			0.3	0.55				V
VOL	V _{CC} = 4.75 V,	I _{OL} = 64 mA						0.3	0.55	v
V _{hys}	All inputs				0.2			0.2		V
l.	V _{CC} = 5.5 V,	VIN = VCC				5				A
łı	V _{CC} = 5.25 V,	$V_{IN} = V_{CC}$							5	μA
	$V_{CC} = 5.5 V,$	V _{IN} = 2.7 V				±1				μA
ін	V _{CC} = 5.25 V,	V _{IN} = 2.7 V							±1	μл
	V _{CC} = 5.5 V,	V _{IN} = 0.5 V				±1				μA
١	V _{CC} = 5.25 V,	V _{IN} = 0.5 V							±1	μл
loff	$V_{CC} = 0 V,$	V _{OUT} = 4.5 V				±1			±1	μA
IOS [‡]	V _{CC} = 5.5 V,	V _{OUT} = 0 V		-60	-120	-225				mA
10ST	V _{CC} = 5.25 V,						-60	-120	-225	ША
IOZH	V _{CC} = 5.5 V,	V _{IN} = 2.7 V				10				μA
^I OZH	V _{CC} = 5.25 V,	V _{IN} = 2.7 V							10	μΛ
	V _{CC} = 5.5 V,	V _{IN} = 0.5 V				-10				μA
IOZL	V _{CC} = 5.25 V,	V _{IN} = 0.5 V							-10	μΑ
	V _{CC} = 5.5 V,	$V_{IN} \leq 0.2 V$,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2				mA
ICC			$V_{IN} \ge V_{CC} - 0.2 V$					0.1	0.2	mA
Alee	$V_{CC} = 5.5 V, V_{I}$	N = 3.4 V [§] , f ₁ = 0,	Outputs open		0.5	2				mA
ΔICC	V _{CC} = 5.25 V, V	′ _{IN} = 3.4 V§, f ₁ = 0	, Outputs open					0.5	2	ШA

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND



SCCS022A - MAY 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER				CY	54FCT37	'4T	CY	74FCT37	4T	UNIT
PARAMETER		TEST CONDITIC	NS	MIN	түр†	MAX	MIN	TYP [†]	MAX	UNIT
ICCD		itputs open, g at 50% duty cycle IN ^{≥ V} CC − 0.2 V	$\overline{OE} = GND,$		0.06	0.12				mA/
"CCD"		Outputs open, g at 50% duty cycle IN ^{≥ V} CC − 0.2 V	$\overline{OE} = GND,$					0.06	0.12	MHz
		One bit switching at f ₁ = 5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4				
	$V_{CC} = 5.5 \text{ V},$ f ₀ = 10 MHz, <u>Outputs open,</u> $\overline{OE} = \text{GND}$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4				
		Eight bits switching at f ₁ = 2.5 MHz	$ \begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} $		1.6	3.2				
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.9	12.2				mA
IC		One bit switching at f ₁ = 5 MHz	$ \begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} $					0.7	1.4	ША
	V _{CC} = 5.25 V, f ₀ = 10 MHz,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1.2	3.4	
	Outputs open, OE = GND	Eight bits switching at f ₁ = 2.5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$					1.6	3.2	
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					3.9	12.2	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

[†] Typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

¶ This parameter is derived for use in total power-supply calculations.

[#] IC = ICC + Δ ICC × D_H × N_T + I_{CCD} (f₀/2 + f₁ × N₁)

Where:

IC = Total supply current

ICC = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

 D_{H} = Duty cycle for TTL inputs high

NT = Number of TTL inputs at DH

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

 f_0 = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

 N_1 = Number of inputs changing at f_1

All currents are in milliamperes and all frequencies are in megahertz.

Il Values for these conditions are examples of the I_{CC} formula.



SCCS022A - MAY 1994 - REVISED OCTOBER 2001

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY54FCT374T CY54FCT374			374AT	CY54FCT	374CT	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CP high or low	7		6		6		ns
t _{su}	Setup time, data before CP1	2		2		2		ns
t _h	Hold time, data after CP↑	1.5		1.5		1.5		ns

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY74FCT374T CY74FC		CY74FCT	374AT	CY74FCT	374CT	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CP high or low	7		5		5		ns
t _{su}	Setup time, data before CP1	2		2		2		ns
t _h	Hold time, data after CP↑	1.5		1.5		1.5		ns

switching characteristics over operating free-air temperature range (see Figure 1)


PARAMETER	FROM	то	CY54FC	T374T	CY54FC	Г374AT	CY54FC1	[374CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	
^t PLH	СР	0	2	11	2	7.2	2	6.2	
^t PHL	CF	0	2	11	2	7.2	2	6.2	ns
^t PZH	OE	0	1.5	14	1.5	7.5	1.5	6.2	ns
^t PZL	UE	0	1.5	14	1.5	7.5	1.5	6.2	115
^t PHZ	OE	о	1.5	8	1.5	6.5	1.5	5.7	
^t PLZ	UE	0	1.5	8	1.5	6.5	1.5	5.7	ns

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FC	T374T	CY74FC	F374AT	CY74FC1	374CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	СР	0	2	10	2	6.5	2	5.2	ns
^t PHL	Gr	0	2	10	2	6.5	2	5.2	115
^t PZH	OE	О	1.5	12.5	1.5	6.5	1.5	5.5	
^t PZL	OE	0	1.5	12.5	1.5	6.5	1.5	5.5	ns
^t PHZ	ŌĒ	0	1.5	8	1.5	5.5	1.5	5	
^t PLZ	OE	0	1.5	8	1.5	5.5	1.5	5	ns



SCCS022A - MAY 1994 - REVISED OCTOBER 2001



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





9-Mar-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9221802M2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9221802M2A CY54FCT 374TLMB	Samples
5962-9221802MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221802MR A CY54FCT374TDMB	Samples
5962-9221804M2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9221804M2A CY54FCT 374ATLMB	Samples
5962-9221804MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221804MR A CY54FCT374ATDM B	Samples
5962-9221806M2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9221806M2A CY54FCT 374CTLMB	Samples
5962-9222203M2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9222203M2A CY54FCT 574ATLMB	Samples
5962-9222203MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9222203MR A	Samples
5962-922205MRA	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9222205MR A	Samples
CY54FCT374ATDMB	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221804MR A CY54FCT374ATDM B	Samples
CY54FCT374ATLMB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type		5962- 9221804M2A CY54FCT 374ATLMB	Samples



PACKAGE OPTION ADDENDUM

9-Mar-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CY54FCT374CTLMB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9221806M2A CY54FCT 374CTLMB	Samples
CY54FCT374TDMB	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9221802MR A CY54FCT374TDMB	Samples
CY54FCT374TLMB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9221802M2A CY54FCT 374TLMB	Samples
CY54FCT574ATLMB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9222203M2A CY54FCT 574ATLMB	Samples
CY74FCT374ATPC	ACTIVE	PDIP	Ν	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-40 to 85	CY74FCT374ATPC	Samples
CY74FCT374ATQCT	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT374A	Samples
CY74FCT374ATSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT374A	Samples
CY74FCT374ATSOCT	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT374A	Samples
CY74FCT374CTSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT374C	Samples
CY74FCT374TQCT	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT374	Samples
CY74FCT374TSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT374	Samples
CY74FCT574ATQCT	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT574A	Samples
CY74FCT574ATSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT574A	Samples
CY74FCT574CTQCT	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT574C	Samples
CY74FCT574CTSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT574C	Samples
CY74FCT574TQCT	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT574	Samples



9-Mar-2021

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CY74FCT574TQCTG4	ACTIVE	SSOP	DBQ	20	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT574	Samples
CY74FCT574TSOC	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT574	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT374ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT374ATSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CY74FCT374TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT574ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT574CTQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT574TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT374ATQCT	SSOP	DBQ	20	2500	853.0	449.0	35.0
CY74FCT374ATSOCT	SOIC	DW	20	2000	367.0	367.0	45.0
CY74FCT374TQCT	SSOP	DBQ	20	2500	853.0	449.0	35.0
CY74FCT574ATQCT	SSOP	DBQ	20	2500	853.0	449.0	35.0
CY74FCT574CTQCT	SSOP	DBQ	20	2500	853.0	449.0	35.0
CY74FCT574TQCT	SSOP	DBQ	20	2500	853.0	449.0	35.0



www.ti.com

TUBE



B - Alignment groove width

Il dimensions are nominal								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-9221802M2A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-9221804M2A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-9221806M2A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-9222203M2A	FK	LCCC	20	1	506.98	12.06	2030	NA
CY54FCT374ATLMB	FK	LCCC	20	1	506.98	12.06	2030	NA
CY54FCT374CTLMB	FK	LCCC	20	1	506.98	12.06	2030	NA
CY54FCT374TLMB	FK	LCCC	20	1	506.98	12.06	2030	NA
CY54FCT574ATLMB	FK	LCCC	20	1	506.98	12.06	2030	NA
CY74FCT374ATPC	Ν	PDIP	20	20	506	13.97	11230	4.32
CY74FCT374ATSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT374CTSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT374TSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT574ATSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT574CTSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT574TSOC	DW	SOIC	20	25	507	12.83	5080	6.6

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated