## PRODUCT CHANGE NOTIFICATION



March 03, 2017 PCN#030317

## Subject: Notification of Change for the LTM4676A µModule Regulator

Dear Sir/Madam:

Please be advised that Linear Technology Corporation has made enhancements to the electrical specifications and manufacturing robustness of the LTM4676A μModule regulator. Minor changes to the substrate layout inside the LTM4676A now reflect best practices for manufacturability. The improvements to the electrical specifications are listed below:

- 1) Increased maximum input voltage
- 2) Reduced power up times
- 3) Improved on-chip EEPROM robustness
- 4) Reduced ADC update period
- 5) Reduced TON\_MIN
- 6) Updated I<sup>2</sup>C PMBus voltage thresholds compatible with bus power supplies as low as 1.8 volts

Table 1- Summary of Improvements to the LTM4676A μModule Regulator

Parameters	New Version	Old Version
Input Voltage Range, V <sub>IN</sub> (V <sub>INO,</sub> V <sub>IN1,</sub> SV <sub>IN</sub> )	4.5V to 26.5V; 28V <sub>ABSMAX</sub>	4.5V to 17V; 20V <sub>ABSMAX</sub>
Turn-On Start-Up Time (t <sub>START</sub> )	35ms	60ms
Minimum On-Time (T <sub>ON(MIN)</sub> )	45ns	90ns
NVM Protected by ECC	Yes	No
ADC Telemetry Update Period (t <sub>CONVERT-*</sub> )	90ms	100ms
V <sub>IL</sub> Logic Thresholds of the Following Pins: SCL, SDA, RUN <sub>0</sub> , RUN <sub>1</sub> , GPIO <sub>0</sub> , GPIO <sub>1</sub>	0.8V	1.4V
V <sub>IH</sub> Logic Thresholds of the Following Pins: SCL, SDA, RUN <sub>0</sub> , RUN <sub>1</sub> , GPIO <sub>0</sub> , GPIO <sub>1</sub>	1.35V	2.0V

- T<sub>INIT</sub>, the time required from application of VIN until the part is ready to start sequencing output rails, is reduced from a typical value of 60ms to 35ms. This change is transparent in all applications that require sequencing of multiple power rails using multiple LTC Power System Management (PSM) parts connected in the recommended manner.
- Error Correcting Code (ECC) is added to the internal non-volatile memory to enhance its
  reliability. This change is transparent to the user and requires no modifications to
  programming files or system firmware. As a consequence of adding ECC, the area in the
  EEPROM available for fault log is reduced to 4 events. The read length of 147 bytes
  remains the same but the fifth and sixth events are a repeat of the fourth event if the part
  is reset. However, when reading the fault log from RAM, all 6 events of cyclical data are
  available.
- The ADC update period, T<sub>CONVERT</sub>, is reduced from 100ms to 90ms, providing more timely telemetry of all monitored parameters.
- TON\_MIN is reduced from nominally 90ns to 45ns to support large step down ratios at relatively high switching frequencies.
- I<sup>2</sup>C thresholds are reduced to support PMBus communication with other ICs using I/O interface supplies as low as 1.8 volts. The V<sub>IL</sub> and V<sub>IH</sub> specifications for the SDA, SCL, RUNO, RUN1, GPIO0 and GPIO1 pins are reduced from 1.4V and 2.0V, respectively, to 0.8V and 1.35V. The LTM4676A is fully compliant with PMBus 1.2. For more details, please refer to PMBus 1.2 revisions on the PMBus website <a href="http://pmbus.org/Specifications/OlderSpecifications">http://pmbus.org/Specifications/OlderSpecifications</a> and the SMBus Specification Version 2.0 at <a href="http://smbus.org/specs/smbus20.pdf">http://smbus.org/specs/smbus20.pdf</a>.

Changes to the product datasheet electrical characteristics table are appended to this notice.

The only change to the PWM characteristics is the reduction in TON\_MIN. These die-level changes to the module's control IC were qualified by performing module-level characterization over the full operating junction temperature range and through rigorous engineering evaluation across a broad range of application conditions. The revised control IC has successfully completed 1000 hours burn-in.

The new devices can be identified with the PMBus MFR\_SPECIAL\_ID command code reporting a value of 0x47XY where 'Y' is a hex value of 0x8-0xF and 'X' is a hex value 0xE. The affected part numbers are listed below.

## **List of affected part numbers:**

LTM4676AEY#PBF LTM4676AIY#PBF LTM4676AIY Linear Technology will accept requests for revised samples within 30 days of the date of this notification. If we don't hear back from your company within this 30 day period, we will assume acceptance of this Change Notice by May 03, 2017. Production shipments of product incorporating the improved die will begin no sooner than May 03, 2017.

Should you have any further questions, please feel free to contact me at 408-432-1900 ext. xxx, or by E-mail <u>JASON.HU@LINEAR.COM</u>. If I do not hear from you by May 03, 2017 we will consider this change approved by your company.

Sincerely,

Jason Hu Quality Assurance Engineer

26.5

**ELECTRICAL CHARACTERISTICS** The ullet denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$ ,  $RUN_n = 5V$ , FREQUENCY\_SWITCH = 500kHz and  $V_{OUT,n}$  commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>IN</sub>	Input DC Voltage	Test Circuit 1 Test Circuit 2; VIN_OFF < VIN_ON = 4.25V	•	5.75 4.5		<del>17</del> 5.75	١
V <sub>OUT</sub> n	Range of Output Voltage Regulation	V <sub>OUTO</sub> Differentially Sensed on V <sub>OSNSO</sub> <sup>+</sup> /V <sub>OSNSO</sub> <sup>-</sup> Pin-Pair; V <sub>OUT1</sub> Differentially Sensed on V <sub>OSNS1</sub> /SGND Pin-Pair; Commanded by Serial Bus or with Resistors Present at Start-Up on V <sub>OUTnCFG</sub> and/or V <sub>TRIMnCFG</sub>	•	0.5 0.5		5.5 5.5	1
V <sub>OUTn(DC)</sub>	Output Voltage, Total Variation with Line and Load	(Note 5)  V <sub>OUT,n</sub> Low Range (MFR_PWM_MODE <sub>n</sub> [1]=1 <sub>b</sub> ),  FREQUENCY_SWITCH = 250kHz  Digital Servo Engaged (MFR_PWM_MODE <sub>n</sub> [6] = 1 <sub>b</sub> )  Digital Servo Disengaged (MFR_PWM_MODE <sub>n</sub> [6] = 0 <sub>b</sub> )	•	0.995 0.985	1.000 1.000	1.005 1.015	,
Input Specification	is		_				
INRUSH(VIN)	Input Inrush Current at Start-Up	Test Circuit 1, $V_{OUT,n}$ =1V, $V_{IN}$ = 12V; No Load Besides Capacitors; TON_RISE_n = 3ms			400		m/
IQ(SVIN)	Input Supply Bias Current	Forced Continuous Mode, MFR_PWM_MODE <sub>n</sub> [0] = 1 <sub>b</sub> $RUN_n = 5V$ , $RUN_{1-n} = 0V$ $Shutdown$ , $RUN_0 = RUN_1 = 0V$			40 20		m/ m/
ls(VINn,PSM)	Input Supply Current in Pulse-Skipping Mode Operation	Pulse-Skipping Mode, MFR_PWM_MODE <sub>n</sub> [0] = $0_b$ , $I_{OUTn} = 100$ mA			20		m/
IS(VINn,FCM)	Input Supply Current in Forced-Continuous Mode Operation	Forced Continuous Mode, MFR_PWM_MODE <sub>n</sub> [0] = $1_b$ $I_{OUTn}$ = 100mA $I_{OUTn}$ = 13A			40 1.37		m/
I <sub>S(VIN<i>n</i>,SHUTDOWN)</sub>	Input Supply Current in Shutdown	Shutdown, RUN <sub>n</sub> = $0V$			50		μ
Output Specificatio	ons						
I <sub>OUTn</sub>	Output Continuous Current Range	(Note 6)		0		13	,
ΔV <sub>OUT</sub> <sub>n</sub> (LINE) V <sub>OUT</sub> <sub>n</sub>	Line Regulation Accuracy	Digital Servo Engaged (MFR_PWM_MODE_n[6] = 1b) Digital Servo Disengaged (MFR_PWM_MODE_n[6] = 0b) SVIN and $V_{INn}$ Electrically Shorted Together and INTV <sub>CC</sub> Open Circuit; $I_{OUTn} = 0A, 5.75V \le V_{IN} \le PV$ , $V_{OUT}$ Low Range (MFR_PWM_MODE_n[1] = 1b) FREQUENCY_SWITCH = 250kHz (Referenced to $12V_{IN}$ ) (Note 5)	•		0.03 0.03	±0.2	%/\ %/\
ΔV <sub>OUT</sub> <sub>n(LOAD)</sub> V <sub>OUT</sub> <sub>n</sub>	Load Regulation Accuracy	Digital Servo Engaged (MFR_PWM_MODE_ $n$ [6] = 1 <sub>b</sub> ) Digital Servo Disengaged (MFR_PWM_MODE_ $n$ [6] = 0 <sub>b</sub> ) $0A \le I_{OUT_n} \le 13A$ , $V_{OUT}$ Low Range, (MFR_PWM_MODE_ $n$ [1] = 1 <sub>b</sub> ) FREQUENCY_SWITCH = 250kHz (Note 5)	•		0.03 0.2	0.5	% %
V <sub>OUT</sub> <sub>n(AC)</sub>	Output Voltage Ripple				10		mV <sub>P-F</sub>
f <sub>S</sub> (Each Channel)	V <sub>OUT</sub> , Ripple Frequency	FREQUENCY_SWITCH Set to 500kHz (0xFBE8)	•	462.5	500	537.5	kH
$\Delta V_{OUT,n}(START)$	Turn-On Overshoot	TON_RISE <sub>n</sub> = 3ms (Note 12)			8		m\
t <sub>start</sub>	Turn-On Start-Up Time	Time from $V_{IN}$ Toggling from 0V to 12V to Rising Edge of $\overline{\text{GPIO}}_{R}$ .  TON_DELAY <sub>R</sub> = 0ms, TON_RISE <sub>R</sub> = 3ms,  MFR_GPIO_PROPAGATE <sub>R</sub> = 0x0100,  MFR_GPIO_RESPONSE <sub>R</sub> = 0x0000	•		<del></del>	70-	ms

4070.1



**ELECTRICAL CHARACTERISTICS** The ullet denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$ ,  $RUN_n = 5V$ , FREQUENCY\_SWITCH = 500kHz and  $V_{OUT,n}$  commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t <sub>DELAY(0ms)</sub>	Turn-On Delay Time	Time from First Rising Edge of $RUN_n$ to Rising Edge of $\overline{GPIO}_n$ . TON_DELAY_n= 0ms, TON_RISE_n= 3ms, MFR_GPIO_PROPAGATE_n= 0x0100, MFR_GPIO_RESPONSE_n= 0x0000. V <sub>IN</sub> Having Been Established for at Least Z <del>0ms</del>	•	2.75	3.1	3.5	ms
ΔV <sub>OUTn(LS)</sub>	Peak Output Voltage Deviation for Dynamic Load Step	Load: 0A to 6.5A and 6.5A to 0A at 6.5A/ $\mu$ s, Figure & Circuit, $V_{OUT_n} = 1V$ , $V_{IN} = 12V$ (Note 12)	3		50		mV
tsettle	Settling Time for Dynamic Load Step	Load: 0A to 6.5A and 6.5A to 0A at 6.5A/µs, Figure 6 Circuit, V <sub>OUT,n</sub> = 1V, V <sub>IN</sub> = 12V (Note 12)			35		μs
IOUT#(OCL_PK)	Output Current Limit, Peak	Cycle-by-Cycle Inductor Peak Current Limit Inception 69			22.5		A
OUT#(OCL_AVG)	Output Current Limit, Time Averaged	Time-Averaged Output Inductor Current Limit Inception Threshold, Commanded by IOUT_OC_FAULT_LIMIT_n (Note 12)		Specif	ication (	e I <sub>O-RB-AC</sub> Output C Accuracy	urrent
Control Section	·						
V <sub>FBCM0</sub>	Channel 0 Feedback Input Common Mode Range	V <sub>OSNSO</sub> <sup>-</sup> Valid Input Range (Referred to SGND) V <sub>OSNSO</sub> * Valid Input Range (Referred to SGND)	•	-0.1		0.3 5.7	V V
V <sub>FBCM1</sub>	Channel 1 Feedback Input Common Mode Range	SGND Valid Input Range (Referred to GND) V <sub>OSNS1</sub> Valid Input Range (Referred to SGND)	•	-0.3		0.3 5.7	V
V <sub>OUT-RNGO</sub>	Full-Scale Command Voltage, Range 0	(Notes 7, 15) $V_{OUT_n}$ Commanded to 5.500V, MFR_PWM_MODE <sub>n</sub> [1] = 0 <sub>b</sub> Resolution LSB Step Size		5.422	12 1.375	5.576	V Bits mV
Vout-RNG1	Full-Scale Command Voltage, Range 1	(Notes 7, 15)  V <sub>OUT n</sub> Commanded to 2.750V, MFR_PWM_MODE <sub>n</sub> [1] = 1 <sub>b</sub> Resolution LSB Step Size		2.711	12 0.6875	2.788	V Bits mV
R <sub>VSENSE0</sub> <sup>+</sup>	V <sub>OSNS0</sub> <sup>+</sup> Impedance to SGND	$0.05V \le V_{VOSNS0}^+ - V_{SGND} \le 5.5V$			41		kΩ
R <sub>VSENSE1</sub>	V <sub>OSNS1</sub> Impedance to SGND	0.05V ≤ V <sub>VOSNS1</sub> − V <sub>SGND</sub> ≤ 5.5V			37		kΩ
t <sub>ON(MIN)</sub>	Minimum On-Time	(Note 8)			90		ns
Analog OV/UV (O	vervoltage/Undervoltage) Outp	ut Voltage Supervisor Comparators (VOUT_OV/UV_FAULT_LIMIT and V	0U1	_0V/UV_	WARN_	LIMIT Mo	onitors)
N <sub>OV/UV_COMP</sub>	Resolution, Output Voltage Supervisors	(Note 15)			8		Bits
Vov-RNG	Output OV Comparator Threshold Detection Range	(Note 15) High Range Scale, MFR_PWM_MODE <sub>n</sub> [1] = 0 <sub>b</sub> Low Range Scale, MFR_PWM_MODE <sub>n</sub> [1] = 1 <sub>b</sub>		1 0.5		5.6 2.7	V
V <sub>OU-STP</sub>	Output OV and UV Comparator Threshold Programming LSB Step Size	(Note 15) High Range Scale, MFR_PWM_MODE <sub>n</sub> [1] = 0 <sub>b</sub> Low Range Scale, MFR_PWM_MODE <sub>n</sub> [1] = 1 <sub>b</sub>			22 11		mV mV





**ELECTRICAL CHARACTERISTICS** The ullet denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$ ,  $RUN_n = 5V$ , FREQUENCY\_SWITCH = 500kHz and  $V_{OUT,n}$  commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

				_	<del>ን</del>	
SYMBOL	PARAMETER	CONDITIONS		MIN TYP MAX	UNITS	
tconvert-vo-rb	Output Voltage Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15) MFR_ADC_CONTROL=0x0D (Notes 9, 15) MFR_ADC_CONTROL=0x05 or 0x09 (Notes 9, 15)		<del>-100</del> 27 8	ms ms ms	
Input Voltage (SV <sub>I</sub>	N) Readback (READ_VIN)					
N <sub>SVIN-RB</sub>	Input Voltage Readback Resolution and LSB Step Size	(Notes 10, 15)		10 15.625	Bits mV	
SV <sub>IN-F/S</sub>	Input Voltage Full-Scale Digitizable Range	(Notes 11, 15)		38.91	V	
SV <sub>IN-RB-ACC</sub>	Input Voltage Readback Accuracy	READ_VIN, $4.5V \le SV_{IN} \le \frac{17V}{26.5V}$	•	Within ±2% of Read	ling 690	
tconvert-svin-rb	Input Voltage Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15) MFR_ADC_CONTROL=0x01 (Notes 9, 15)		<del>100</del> 8	ms ms	
Channels 0 and 1 0	utput Current (READ_IOUT <sub>n</sub> )	, Duty Cycle (READ_DUTY_CYCLE <sub>n</sub> ), and Computed Input Current (MFR	RE	AD_IIN#) Readback		
N <sub>IO-RB</sub>	Output Current Readback Resolution and LSB Step Size	(Notes 10, 12)		10 15.6	Bits mA	
l <sub>O-F/S</sub> , l <sub>I-F/S</sub>	Output Current Full-Scale Digitizable Range and Input Current Range of Calculation	(Note 12)		±40	A	
IO-RB-ACC	Output Current, Readback Accuracy	$\label{eq:real_loss} \begin{split} READ\_IOUT_n, & \text{Channels 0 and 1, 0} \leq I_{OUT,n} \leq 10A, \\ & \text{Forced-Continuous Mode, MFR\_PWM\_MODE}_n[1:0] = 10_b \end{split}$	•	Within 250mA of Rea	ding	
I <sub>O-RB</sub> (13A)	Full Load Output Current Readback	$I_{OUT,n}$ = 13A (Note 12). See Histograms in Typical Performance Characteristics		13.1	A	
N <sub>II-RB</sub>	Computed Input Current, Readback Resolution and LSB Step Size	(Notes 10, 12)		10 1.95	Bits mA	
I <sub>I-RB-ACC</sub>	Computed Input Current, Readback Accuracy, Neglecting I <sub>SVIN</sub>	MFR_READ_IIN <sub>n</sub> , Channels 0 and 1, $0 \le I_{OUT,n} \le 10A$ , Forced-Continuous Mode, MFR_PWM_MODE <sub>n</sub> [1:0] = $10_b$ , MFR_IIN_OFFSET <sub>n</sub> = $0$ mA	•	Within 150mA of Reading		
tconvert-10-rb	Output Current Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15) MFR_ADC_CONTROL=0x0D (Notes 9, 15) MFR_ADC_CONTROL=0x06 or 0x0A (Notes 9, 15)		106 27 8	ms ms ms	
tconvert-II-rb	Computed Input Current, Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15)		<del>190</del>	ms	
N <sub>DUTY-RB</sub>	Resolution, Duty Cycle Readback	(Notes 10, 15)		10	Bits	
D <sub>RB-ACC</sub>	Duty Cycle TUE	READ_DUTY_CYCLE <sub>n</sub> , 16.3% Duty Cycle (Note 15)		±3	%	
tconvert-duty-rb	Duty Cycle Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15)		190	ms	
Temperature Read and READ_TEMPE		el 1, and Controller (Respectively: READ_TEMPERATURE_1 <sub>0</sub> , READ_	TEN	IPERATURE_1 <sub>1</sub> ,		
T <sub>RES-RB</sub>	Temperature Readback Resolution	Channel 0, Channel 1, and Controller (Note 15)		0.0625	°C	
T <sub>RB-CH-ACC(72mV)</sub>	Channel Temperature TUE, Switching Action Off	Channels 0 and 1, PWM Inactive, RUN <sub>n</sub> = 0V, $\Delta V_{TSNS,na} = 72 \text{mV}$	•	Within ±3°C of Read	ling	
	•		_			



4676af

## LTM4676A

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$ ,  $RUN_n = 5V$ , FREQUENCY\_SWITCH = 500kHz and  $V_{OUT}n$  commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
T <sub>RB-CH-ACC(ON)</sub>	Channel Temperature TUE, Switching Action On	READ_TEMPERATURE_1 <sub>n</sub> , Channels 0 and 1, PWM Active, RUN <sub>n</sub> = 5V (Note 12)		Within ±3°C of Reading			
T <sub>RB</sub> -CTRL-ACC(ON)	Control IC Die Temperature TUE, Switching Action On	READ_TEMPERATURE_2, PWM Active, RUN <sub>0</sub> = RUN <sub>1</sub> = 5V (Note 12)		Within ±1°C of Readin			
tconvert-temp-rb	Temperature Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15) MFR_ADC_CONTROL=0x06 or 0x0A (Notes 9, 15)			<del></del>		ms ms
INTV <sub>CC</sub> Regulator	•	~~~					
VINTVCC	Internal V <sub>CC</sub> Voltage No Load	6V ≤ V <sub>IN</sub> ≤ <del>17V</del> 26.5∨ 3		4.8	5	5.2	V
ΔVINTVCC(LOAD) VINTVCC	INTV <sub>CC</sub> Load Regulation	OmA ≤ I <sub>INTVCC</sub> ≤ 50mA			0.5	±2	%
V <sub>DD33</sub> Regulator							
V <sub>VDD33</sub>	Internal V <sub>DD33</sub> Voltage		П	3.2	3.3	3.4	V
ILIM(VDD33)	V <sub>DD33</sub> Current Limit	V <sub>DD33</sub> Electrically Short-Circuited to GND	$\forall$		70		mA
V <sub>VDD33_0V</sub>	V <sub>DD33</sub> Overvoltage Threshold	(Note 15)	$\parallel$		3.5		V
V <sub>VDD33_UV</sub>	V <sub>DD33</sub> Undervoltage Threshold	(Note 15)			3.1		V
V <sub>DD25</sub> Regulator							
V <sub>VDD25</sub>	Internal V <sub>DD25</sub> Voltage		П		2.5		V
I <sub>LIM(VDD25)</sub>	V <sub>DD25</sub> Current Limit	V <sub>DD25</sub> Electrically Short-Circuited to GND	П		50		mA
Oscillator and Pha	ase-Locked Loop (PLL)						
fosc	Oscillator Frequency Accuracy	FREQUENCY_SWITCH = 500kHz (0xFBE8) 250kHz ≤ FREQUENCY_SWITCH ≤ 1MHz (Note 15)	•			±7.5 ±7.5	% %
fsync	PLL SYNC Capture Range	FREQUENCY_SWITCH Set to Frequency Slave Mode (0x0000); MFR_CONFIG_ALL[4]=1b; SYNC Driven by External Clock; 3.3V <sub>OUT</sub>	•	225		1100	kHz
V <sub>TH,SYNC</sub>	SYNC Input Threshold	V <sub>SYNC</sub> Rising (Note 15) V <sub>SYNC</sub> Falling (Note 15)			1.5 1		V V
V <sub>OL,SYNC</sub>	SYNC Low Output Voltage	I <sub>SYNC</sub> = 3mA	•		0.3	0.4	V
ISYNC	SYNC Leakage Current in Frequency Slave Mode	$0V \le V_{SYNC} \le 3.6V$ MFR_CONFIG_ALL[4]=1 <sub>b</sub>	•			±5	μА
esync-e0	SYNC-to-Channel 0 Phase Relationship, Lag from Falling Edge of Sync to Rising Edge of Top MOSFET (MT0) Gate				0 60 90 120		Deg Deg Deg Deg
θ <sub>SYNC</sub> -θ1	SYNC-to-Channel 1 Phase Relationship, Lag from Falling Edge of Sync to Rising Edge of Top MOSFET (MT1) Gate	(Note 15)  MFR_PWM_CONFIG[2:0] = 011 <sub>b</sub> MFR_PWM_CONFIG[2:0] = 000 <sub>b</sub> MFR_PWM_CONFIG[2:0] = 010 <sub>b</sub> , 10X <sub>b</sub> MFR_PWM_CONFIG[2:0] = 001 <sub>b</sub> MFR_PWM_CONFIG[2:0] = 110 <sub>b</sub>			120 180 240 270 300		Deg Deg Deg Deg Deg

4676af



**ELECTRICAL CHARACTERISTICS** The ullet denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$ ,  $RUN_n = 5V$ , FREQUENCY\_SWITCH = 500kHz and  $V_{OUT}n$  commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
EEPROM Charac	cteristics						
Endurance	(Note 13)	0°C ≤ T <sub>J</sub> ≤ 85°C During EEPROM Write Operations (Note 3)	•	10,000			Cycles
Retention	(Note 13)	$T_J < T_{J(MAX)},$ with Most Recent EEPROM Write Operation Having Occurred at $0^{\circ}C \le T_J \le 85^{\circ}C$ (Note 3)	•	10			Years
Mass_Write	Mass Write Operation Time	Execution of STORE_USER_ALL Command, $0^{\circ}C \le T_{J} \le 85^{\circ}C$ (ATE-Tested at $T_{J} = 25^{\circ}C$ ) (Notes 3, 13)			440	4100	ms
Digital I/Os		کیٹیں-		$\neg$			
V <sub>IH</sub>	Input High Threshold Voltage	SCL, SDA, RUN <sub>D</sub> , GPIO <sub>n</sub> (Note 15)  1.35 SHARE_CLK, WP (Note 15)		2.0 1.8			V V
V <sub>IL</sub>	Input Low Threshold Voltage	SCL, SDA, RUN <sub>n</sub> , GPIO <sub>n</sub> (Note 15) SHARE_CLK, WP (Note 15)  0.8				1.4 0.6	V V
V <sub>HYST</sub>	Input Hysteresis	SCL, SDA (Note 15)			80		mV
V <sub>OL</sub>	Output Low Voltage	SCL, SDA, ALERT, RUN <sub>D</sub> GPIO <sub>D</sub> SHARE_CLK: I <sub>SINK</sub> = 3mA	•		0.3	0.4	V
loL	Input Leakage Current	SDA, SCL, $\overline{\text{ALERT}}$ , $\text{RUN}_n$ : $0V \le V_{PIN} \le 5.5V$ $\overline{\text{GPIO}}_n$ and $\text{SHARE\_CLK}$ : $0V \le V_{PIN} \le 3.6V$	•			±5 ±2	µА ДЦ
t <sub>FILTER</sub>	Input Digital Filtering	RUN <sub>n</sub> (Note 15) GPIO <sub>n</sub> (Note 15)			10 3		µs µs
CPIN	Input Capacitance	SCL, SDA, RUN, GPIO, SHARE_CLK, WP (Note 15)				10	pF
PMBus Interface	e Timing Characteristics						
fsmb	Serial Bus Operating Frequency	(Note 15)		10		400	kHz
t <sub>BUF</sub>	Bus Free Time Between Stop and Start	(Note 15)		1.3			μs
t <sub>HD,STA</sub>	Hold Time After Repeated Start Condition	Time Period After Which First Clock Is Generated (Note 15)		0.6			μs
t <sub>SU,STA</sub>	Repeated Start Condition Setup Time	(Note 15)		0.6			μs
t <sub>SU,STO</sub>	Stop Condition Setup Time	(Note 15)		0.6			μs
t <sub>HD,DAT</sub>	Data Hold Time	Receiving Data (Note 15) Transmitting Data (Note 15)		0 0.3		0.9	µs µs
t <sub>SU,DAT</sub>	Data Setup Time	Receiving Data (Note 15)		0.1			μs
t <sub>timeout_smb</sub>	Stuck PMBus Timer Timeout	Measured from the Last PMBus Start Event: Block Reads, MFR_CONFIG_ALL[3]=0 <sub>b</sub> (Note 15) Non-Block Reads, MFR_CONFIG_ALL[3]=0 <sub>b</sub> (Note 15) MFR_CONFIG_ALL[3]=1 <sub>b</sub> (Note 15)			150 32 250		ms ms ms
t <sub>LOW</sub>	Serial Clock Low Period	(Note 15)		1.3		10000	μs
thigh	Serial Clock High Period	(Note 15)		0.6			μs



4676af