

FDZ208P P-Channel 30 Volt PowerTrench® BGA MOSFET

General Description


Combining Fairchild's advanced 30 Volt P-Channel Trench II Process with ± 25 Volts Vgs. Abs. Max Gate Rating for the ultimate low $r_{DS(on)}$ Battery Protection MOSFET. This MOSFET also embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, high current handling capability, ultra-low profile packaging, low gate charge, and low $r_{DS(on)}$.

Applications

- Battery management
- Load switch
- Battery protection

Features

- -12.5 A, -30 V. $r_{DS(on)} = 10.5$ m Ω @ $V_{GS} = -10$ V
 $r_{DS(on)} = 16.5$ m Ω @ $V_{GS} = -4.5$ V
- Occupies only 14 mm² of PCB area. Only 42% of the area of SO-8
- Ultra-thin package: less than 0.8 mm height when mounted to PCB
- 3.5 x 4 mm² footprint
- High power and current handling capability



Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V _{DS}	Drain-Source Voltage	-30	V
V _{GS}	Gate-Source Voltage	± 25	V
I _D	Drain Current – Continuous (Note 1a)	-12.5	A
	– Pulsed	-60	
P _D	Power Dissipation (Steady State) (Note 1a)	2.2	W
	(Note 1a)	1.0	
T _J , T _{stg}	Operating and Storage Junction Temperature Range	-55 to +150	°C

Thermal Characteristics

R _{θJA}	Thermal Resistance, Junction-to-Ambient (Note 1a)	56	°C/W
R _{θJB}	Thermal Resistance, Junction-to-Ball (Note 1)	4.5	
R _{θJC}	Thermal Resistance, Junction-to-Case (Note 1)	0.6	

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
208P	FDZ208P	13"	8mm	4000 units

Electrical Characteristics

$T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

Off Characteristics

BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = -250\ \mu\text{A}$	-30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250\ \mu\text{A}$, Referenced to 25°C		-20		mV/ $^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -24\text{ V}, V_{GS} = 0\text{ V}$			-1	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = -25\text{ V}, V_{DS} = 0\text{ V}$			-100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = 25\text{ V}, V_{DS} = 0\text{ V}$			100	nA

On Characteristics (Note 2)

$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250\ \mu\text{A}$	-1	-1.5	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250\ \mu\text{A}$, Referenced to 25°C		5		mV/ $^\circ\text{C}$
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = -10\text{ V}, I_D = -12.5\text{ A}$ $V_{GS} = -4.5\text{ V}, I_D = -9.5\text{ A}$ $V_{GS} = -10\text{ V}, I_D = -12.5\text{ A}, T_J = 125^\circ\text{C}$		9 13 11.7	10.5 16.5 15	m Ω
g_{FS}	Forward Transconductance	$V_{DS} = -10\text{ V}, I_D = -12.5\text{ A}$		40		S

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = -15\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$		2409		pF
C_{oss}	Output Capacitance			614		pF
C_{riss}	Reverse Transfer Capacitance			300		pF


Switching Characteristics (Note 2)

$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = -15\text{ V}, I_D = -1\text{ A},$ $V_{GS} = -10\text{ V}, R_{GEN} = 6\ \Omega$		13	24	ns
t_r	Turn-On Rise Time			11	21	ns
$t_{d(off)}$	Turn-Off Delay Time			74	119	ns
t_f	Turn-Off Fall Time			42	68	ns
Q_g	Total Gate Charge	$V_{DS} = -15\text{ V}, I_D = -12.5\text{ A},$ $V_{GS} = -5\text{ V}$		25	35	nC
Q_{gs}	Gate-Source Charge			5		nC
Q_{gd}	Gate-Drain Charge			10		nC


Drain-Source Diode Characteristics and Maximum Ratings

I_S	Maximum Continuous Drain-Source Diode Forward Current				-1.8	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}, I_S = -1.8\text{ A}$ (Note 2)		-0.7	-1.2	V
t_{rr}	Diode Reverse Recovery Time	$I_F = -12.5\text{ A},$ $di/dt = 100\text{ A}/\mu\text{s}$		29.5		ns
Q_{rr}	Diode Reverse Recovery Charge			30.2		nC

Notes: 1. $R_{\theta JA}$ is determined with the device mounted on a 1 in^2 2 oz. copper pad on a $1.5 \times 1.5\text{ in.}$ board of FR-4 material. The thermal resistance from the junction to the circuit board side of the solder ball, $R_{\theta JB}$, is defined for reference. For $R_{\theta JC}$, the thermal reference point for the case is defined as the top surface of the copper chip carrier. $R_{\theta JC}$ and $R_{\theta JB}$ are guaranteed by design while $R_{\theta JA}$ is determined by the user's board design.



a) $56^\circ\text{C}/\text{W}$ when mounted on a 1 in^2 pad of 2 oz copper





b) $119^\circ\text{C}/\text{W}$ when mounted on a minimum pad of 2 oz copper


Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < $300\ \mu\text{s}$, Duty Cycle < 2.0%


Dimensional Outline and Pad Layout



FRONT VIEW



SECTION A-A
(ROTATED -90°)



BOTTOM VIEW

- NOTES: UNLESS OTHERWISE SPECIFIED
 A) ALL DIMENSIONS ARE IN MILLIMETERS.
 B) NO JEDEC REGISTRATION REFERENCE AS OF JULY 1999.
 C) TERMINAL CONFIGURATION TABLE

POSITION	DESIGNATION	TYPE
A1,B1,C1,D1,E1, E2,E3,E4,E5,E6, D6,C6,B6,A6	DRAIN	COPPER STUD
A2	GATE	SOLDER BALL
A3,A4,A5,B2,B3, B4,B5,C2,C3,C4, C5,D2,D3,D4,D5	SOURCE	SOLDER BALL

BGA16AREVC

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.