

MOSFET - N-Channel, POWERTRENCH®

150 V, 14 A, 120 m Ω

FDD120AN15A0

Features

- $R_{DS(on)} = 101 \text{ m}\Omega \text{ (Typ.)} @ V_{GS} = 10 \text{ V}, I_D = 4 \text{ A}$
- $Q_{G(tot)} = 11.2 \text{ nC (Typ.)} @ V_{GS} = 10 \text{ V}$
- Low Miller Charge
- Low Q_{rr} Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)
- This Device is Pb-Free, Halide Free and is RoHS Compliant

Applications

- Consumer Appliances
- LED TV
- Synchronous Rectification
- Uninterruptible Power Supply
- Micro Solar Inverter

MOSFET MAXIMUM RATINGS (T_C = 25°C, unless otherwise noted)


Symbol	Parameter	Ratings	Unit
V_{DSS}	Drain to Source Voltage	150	V
V _{GS}	Gate to Source Voltage	±20	V
I _D	$\begin{array}{l} \text{Drain Current} \\ \text{Continuous } (T_C = 25^{\circ}\text{C}, \text{V}_{\text{GS}} = 10 \text{V}) \\ \text{Continuous } (T_C = 100^{\circ}\text{C}, \text{V}_{\text{GS}} = 10 \text{V}) \\ \text{Continuous } (T_{amb} = 25^{\circ}\text{C}, \text{V}_{\text{GS}} = 10 \text{V}) \\ \text{with } R_{\theta JA} = 52^{\circ}\text{C/W} \\ \text{Pulsed} \end{array}$	14 9.7 2.8 Figure 4	A
E _{AS}	Single Pulse Avalanche Energy (Note 1)	122	mJ
P _D	Power Dissipation	65	W
	Derate above 25°C	0.43	W/°C
T_J , T_{STG}	Operating and Storage Temperature	-55 to 175	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS (T_C = 25°C, unless otherwise noted)

Symbol	Parameter	Ratings	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Max.	2.31	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, Max.	100	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient, 1 in ² Copper Pad Area, Max.	52	°C/W

V _{DSS}	R _{DS(on)} MAX	I _D MAX	
150 V	120 mΩ @ 10 V	14 A	



DPAK3 (TO-252 3 LD) CASE 369AS


MARKING DIAGRAM

&Z&3&K FDD120AN 15A0

&Z = Assembly Plant Code &3 = 3-Digit Date Code

&K = 2–Digits Lot Run Traceability Code

FDD120AN15A0 = Device Code



N-Channel

ORDERING INFORMATION

See detailed ordering and shipping information on page 12 of this data sheet.

$\textbf{ELECTRICAL CHARACTERISTICS} \ (T_C = 25^{\circ}C \ unless \ otherwise \ noted)$

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS		•	•	•	
B _{VDSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	150	_	_	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 120 V, V _{GS} = 0 V	-	_	1	μΑ
		V _{DS} = 120 V, V _{GS} = 0 V, T _C = 150°C	-	_	250	
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20 V	-	-	±100	nA
ON CHARA	CTERISTICS	•	•		•	
V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	2	_	4	V
R _{DS(on)}	Drain to Source On Resistance	I _D = 4 A, V _{GS} = 10 V	-	0.101	0.120	Ω
		I _D = 2 A, V _{GS} = 6 V	-	0.113	0.170	
		I _D = 4 A, V _{GS} = 10 V, T _J = 175°C	-	0.235	0.282	
DYNAMIC (CHARACTERISTICS	•	•		•	
C _{ISS}	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz	-	770	-	pF
Coss	Output Capacitance		_	85	-	pF
C _{RSS}	Reverse Transfer Capacitance		_	17	-	pF
Q _{g(TOT)}	Total Gate Charge at 10 V	$V_{GS} = 0 \text{ V to } 10 \text{ V}, V_{DD} = 75 \text{ V}, I_D = 4 \text{ A}, I_g = 1.0 \text{ mA}$	-	11.2	14.5	nC
Q _{g(TH)}	Threshold Gate Charge	$V_{GS} = 0 \text{ V to } 2 \text{ V}, V_{DD} = 75 \text{ V}, I_D = 4 \text{ A}, I_g = 1.0 \text{ mA}$	-	1.4	1.8	nC
Q _{gs}	Gate to Source Gate Charge	V _{DD} = 75 V, I _D = 4 A, I _g = 1.0 mA		3.5	-	nC
Q _{gs2}	Gate Charge Threshold to Plateau			2.1	-	nC
Q _{gd}	Gate to Drain "Miller" Charge			2.6	-	nC
	G CHARACTERISTICS (V _{GS} = 10 V)	•	•		•	
t _{ON}	Turn-On Time	V _{DD} = 75 V, I _D = 4 A	_	_	33	ns
t _{d(ON)}	Turn-On Delay Time	$V_{GS} = 10 \text{ V}, R_{GS} = 24 \Omega$	_	6	-	ns
t _r	Rise Time		_	16	-	ns
t _{d(OFF)}	Turn-Off Delay Time		_	30	-	ns
t _f	Fall Time		_	19	-	ns
toff	Turn-Off Time		_	_	74	ns
DRAIN-SO	URCE DIODE CHARACTERISTICS	•	-		-	
V_{SD}	Source to Drain Diode Voltage	I _{SD} = 4 A	_	_	1.25	V
		I _{SD} = 2 A	-	_	1.0	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 4 \text{ A}, \ dI_{SD}/dt = 100 \ A/\mu s$	-	-	61	ns
Q _{RR}	Reverse Recovered Charge	I _{SD} = 4 A, dI _{SD} /dt = 100 A/μs	-	_	109	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Starting T_J = 25°C, L = 27 mH, I_{AS} = 3 A.

2. Pulse width = 100 s.

TYPICAL CHARACTERISTICS ($T_C = 25^{\circ}C$, unless otherwise noted)

ID, DRAIN CURRENT (A)



15 12 9 6 3 0 25 50 75 100 125 150 175 T_C, CASE TEMPERATURE (°C)

Figure 1. Normalized Power Dissipation vs.

Ambient Temperature

Figure 2. Maximum Continuous Drain Current vs.

Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS ($T_C = 25^{\circ}C$, unless otherwise noted) (continued)

ID, DRAIN CURRENT (A)





Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to **onsemi** Application Notes AN7514 and AN7515






Figure 7. Transfer Characteristics




Figure 8. Saturation Characteristics




Figure 9. Drain to Source On Resistance vs.

Drain Current




Figure 10. Normalized Drain to Source On Resistance vs. Junction Temperature

$\textbf{TYPICAL CHARACTERISTICS} \ (T_C = 25^{\circ}C, \ unless \ otherwise \ noted) \ (continued)$




Figure 11. Normalized Gate Threshold Voltage vs.

Junction Temperature




Figure 12. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 13. Capacitance vs. Drain to Source Voltage




Figure 14. Gate Charge Waveforms for Constant Gate Currents

TEST CIRCUITS AND WAVEFORMS




Figure 15. Unclamped Energy Test Circuit




Figure 16. Unclamped Energy Waveforms




Figure 17. Gate Charge Test Circuit




Figure 18. Gate Charge Waveforms




Figure 19. Switching Time Test Circuit




Figure 20. Switching Time Waveforms

THERMAL RESISTANCE VS. MOUNTING PAD AREA

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{\left(T_{JM} - T_{A}\right)}{R_{\theta JA}} \tag{eq. 1}$$

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- 1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

onsemi provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR–4 board with 1 oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications

can be evaluated using the **onsemi** device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and Equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
 (eq. 2)

Area in Inches Squared

$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
 (eq. 3)

Area in Centimeters Squared




Figure 21. Thermal Resistance vs. Mounting Pad Area

PSPICE ELECTRICAL MODEL

.SUBCKT FDD120AN15A0 2 1 3 ; rev July 2002 Ca 12 8 2.5e–10

Cb 15 14 2.5e–10 Cin 6 8 7.5e–10

Dbody 7 5 DbodyMOD

Dbreak 5 11 DbreakMOD
Dplcap 10 5 DplcapMOD

Ebreak 11 7 17 18 162

Eds 14 8 5 8 1

Egs 13 8 6 8 1

Esg 6 10 6 8 1

Evthres 6 21 19 8 1

Evtemp 20 6 18 22 1

It 8 17 1

Lgate 1 9 3e-9

Ldrain 2 5 1.0e-9

Lsource 3 7 2e-9

RLgate 1 9 30

RLdrain 2 5 10

RLsource 3 7 20

Mmed 16 6 8 8 MmedMOD

Mstro 16 6 8 8 MstroMOD

Mweak 16 21 8 8 MweakMOD

Rbreak 17 18 RbreakMOD 1

Rdrain 50 16 Rdrain MOD 6.55e-2

Rgate 9 20 3.6

RSLC1 5 51 RSLCMOD 1.0e-6

RSLC2 5 50 1.0e3

Rsource 8 7 RsourceMOD 2.8e-2

Rvthres 22 8 RvthresMOD 1

Rvtemp 18 19 RvtempMOD 1

S1a 6 12 13 8 S1AMOD

S1b 13 12 13 8 S1BMOD

S2a 6 15 14 13 S2AMOD

S2b 13 15 14 13 S2BMOD

Vbat 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*25),3))}

.MODEL DbodyMOD D (IS=4E-12 N=1.07 RS=6.5e-3 TRS1=3.0e-3 TRS2=1.5e-6

+ CJO=5.5e-10 M=0.65 TT=5e-8 XTI=4.2)

.MODEL DbreakMOD D (RS=0.5 TRS1=1e-3 TRS2=-1e-6)

.MODEL DplcapMOD D (CJO=1.56e-10 IS=1.0e-30 N=10 M=0.62)

.MODEL MmedMOD NMOS (VTO=3.6 KP=1.8 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=3.6)

.MODEL MstroMOD NMOS (VTO=4.4 KP=30 IS=1e-30 N=10 TOX=1 L=1u W=1u)

.MODEL MweakMOD NMOS (VTO=3.14 KP=0.02 IS=1e-30 N=10 TOX=1 L=1u W=1u RG=36 RS=0.1)

```
.MODEL RbreakMOD RES (TC1=1.1e-3 TC2=-1e-6)
.MODEL RdrainMOD RES (TC1=8.5e-3 TC2=2.5e-5)
.MODEL RSLCMOD RES (TC1=3.4e-3 TC2=1.5e-6)
.MODEL RSourceMOD RES (TC1=4.1e-3 TC2=1e-6)
.MODEL RvthresMOD RES (TC1=-3.6e-3 TC2=-1.4e-5)
```

.MODEL RvtempMOD RES (TC1=-4.1e-3 TC2=1.5e-6)

.MODEL S1AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-6.0 VOFF=-4.0)

.MODEL S1BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-4.0 VOFF=-6.0)

.MODEL S2AMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-2.5 VOFF=-0.5)

.MODEL S2BMOD VSWITCH (RON=1e-5 ROFF=0.1 VON=-0.5 VOFF=-2.5)

.ENDS

NOTE: For further discussion of the PSPICE model, consult *A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options;* IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.




Figure 22.

SABER ELECTRICAL MODEL

```
REV July 2002
template FDD120AN15A0 n2,n1,n3
electrical n2,n1,n3
var i iscl
dp..model\ dbodymod = (isl = 4e-12, nl = 1.07, rs = 6.5e-3, trs 1 = 3.0e-3, trs 2 = 1.5e-6, cjo = 5.5e-10, m = 0.65, tt = 5e-8, xti = 4.2)
dp..model dbreakmod = (rs=0.5,trs1=1e-3,trs2=-1e-6)
dp..model dplcapmod = (cjo=1.56e-10,isl=10.0e-30,nl=10,m=0.62)
m.model mmedmod = (type= n, vto=3.6, kp=1.8, is=1e-30, tox=1)
m.model mstrongmod = (type=\_n,vto=4.4,kp=30,is=1e-30,tox=1)
m..model mweakmod = (type=_n, vto=3.14, kp=0.02, is=1e-30, tox=1, rs=0.1)
sw vcsp..model s1amod = (ron=1e-5, roff=0.1, von=-6.0, voff=-4.0)
sw vcsp..model s1bmod = (ron=1e-5, roff=0.1, von=-4.0, voff=-6.0)
sw vcsp..model s2amod = (ron=1e-5, roff=0.1, von=-2.5, voff=-0.5)
sw_vcsp..model s2bmod = (ron=1e-5, roff=0.1, von=-0.5, voff=-2.5)
c.ca n12 n8 = 2.5e-10
c.cb n15 \ n14 = 2.5e-10
c.cin n6 n8 = 7.5e-10
dp.dbody n7 n5 = model = dbodymod
dp.dbreak n5 n11 = model=dbreakmod
dp.dplcap n10 n5 = model = dplcap mod
spe.ebreak n11 n7 n17 n18 = 162
spe.eds n14 \ n8 \ n5 \ n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evthres n6 n21 n19 n8 = 1
spe.evtemp n20 \ n6 \ n18 \ n22 = 1
i.it n8 n17 = 1
1.1gate n1 \ n9 = 3e-9
1.1drain n2 n5 = 1.0e-9
1.1source n3 n7 = 2e-9
res.rlgate n1 n9 = 30
res.rldrain n2 n5 = 10
res.rlsource n3 n7 = 20
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
res.rbreak n17 n18 = 1, tc1=1.1e-3,tc2=-1e-6
res.rdrain n50 n16 = 6.55e-2, tc1=8.5e-3,tc2=2.5e-5
res.rgate n9 \ n20 = 3.6
res.rslc1 n5 n51 = 1.0e-6, tc1=3.4e-3,tc2=1.5e-6
res.rslc2 n5 n50 = 1.0e3
res.rsource n8 n7 = 2.8e-2, tc1=4.1e-3,tc2=1e-6
res.rvthres n22 n8 = 1, tc1=-3.6e-3,tc2=-1.4e-5
res.rvtemp n18 n19 = 1, tc1=-4.1e-3,tc2=1.5e-6
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
```

```
v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/25))** 3))
```

sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod




Figure 23.

PSPICE ELECTRICAL MODEL

REV 23 July 2002

FDD120AN15A0T

CTHERM1 TH 6 1.2e-3 CTHERM2 6 5 2e-3

CTHERM3 5 4 2.5e-3

CTHERM4 4 3 3.15e-3

CTHERM5 3 2 3.3e-3

CTHERM6 2 TL 1.35e-2

RTHERM1 TH 6 6.8e-2

RTHERM2 6 5 1.18e-1

RTHERM3 5 4 2.28e-1

RTHERM4 4 3 3.28e-1

RTHERM5 3 2 5.28e-1

RTHERM6 2 TL 5.78e-1

SABER ELECTRICAL MODEL

SABER thermal model FDD120AN15A0T

template thermal_model th tl thermal_c th, tl

{

ctherm.ctherm1 th 6 = 1.2e - 3

ctherm.ctherm2 6 5 = 2e-3

ctherm.ctherm3 5 4 = 2.5e - 3

ctherm.ctherm4 4 3 = 3.15e-3

ctherm.ctherm5 3 2 = 3.3e-3

ctherm.ctherm6 2 tl =1.35e-2

rtherm.rtherm1 th 6 = 6.8e - 2

rtherm.rtherm2 6 5 = 1.18e-1

rtherm.rtherm3 5 4 = 2.28e - 1

rtherm.rtherm4 4 3 = 3.28e-1

rtherm.rtherm5 3 2 = 5.28e-1

rtherm.rtherm6 2 tl =5.78e-1 }




Figure 24.

PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Reel Size	Tape Width	Shipping [†]
FDD120AN15A0	FDD120AN15A0	DPAK3 (TO-252 3 LD) (Pb-Free, Halide Free)	330 mm	16 mm	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

h3

3

 $-\Box$

L3

Æ

L4

0.25 MAM C





C

(z)

DPAK3 (TO-252 3 LD)CASE 369AS **ISSUE A**

DATE 28 SEP 2022

NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC, TO-252,
- ISSUE C, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- D) SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED CORNERS OR EDGE PROTRUSION.
- FOR DIODE PRODUCTS, L4 IS 0.25 MM MAX.
- F) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.
- G) LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD TO228P991X239-3N.

DIM


Α

L

11

L2

L3



Α1 0.127 0.00 0.89 b 0.64 0.77 b2 0.76 0.95 1.14 b3 5.21 5.34 5.46 0.61 С 0.45 0.53 c2 0.45 0.52 0.58 D 5.97 6.10 6.22 D1 5.21 Ε 6.35 6.54 6.73 E1 2.286 BSC е e1 4.572 BSC Н 9.40 9.91 10.41

1.40

0.89

1.59

2 90 RFF

0.51 BSC

1.08

1.78

MIN.


2.18


MILLIMETERS


NOM. MAX.

2.39

DETAIL A (ROTATED -90°) SCALE: 12X







GENERIC MARKING DIAGRAM*

XXXXXX XXXXXX **AYWWZZ**

XXXX = Specific Device Code

= Assembly Location Α

WW = Work Week

= Assembly Lot Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL COLDEDOM/D

DOCUMENT NUMBER:		Electronic versions are uncontrolled except when accessed directly from the Document Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK3 (TO-252 3 LD)		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales