## MOSFET – Power, Dual N-Channel, Logic Level, Dual SO8FL 60 V, 39 mΩ, 17 A

#### Features

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFD5877NLWF Wettable Flanks Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	60	V
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V
Continuous Drain Current $R_{\Psi J-mb}$ (Notes 1, 2, 3, 4)	Steady State	$T_{mb} = 25^{\circ}C$	۱ <sub>D</sub>	17	А
		$T_{mb} = 100^{\circ}C$		12	
Power Dissipation $R_{\Psi J-mb}$ (Notes 1, 2, 3)		$T_{mb} = 25^{\circ}C$	PD	23	W
		$T_{mb} = 100^{\circ}C$		12	
$\begin{array}{l} \mbox{Continuous Drain Current } R_{\theta JA} \ (Notes 1 \ \& 3, 4) \end{array}$	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	6	А
		T <sub>A</sub> = 100°C		5	
Power Dissipation		T <sub>A</sub> = 25°C	PD	3.2	W
R <sub>θJA</sub> (Notes 1, 3)		T <sub>A</sub> = 100°C		1.6	
Pulsed Drain Current	$T_A = 25^{\circ}C$ , $t_p = 10 \ \mu s$		I <sub>DM</sub>	74	А
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	–55 to +175	°C
Source Current (Body Diode)			IS	19	А
Single Pulse Drain– to–Source Avalanche Energy ( $T_J = 25^{\circ}C$ ,	(I <sub>L(pk)</sub> = 14.5 A, L = 0.1 mH)		E <sub>AS</sub>	10.5	mJ
$V_{DD}$ = 24 V, $V_{GS}$ = 10 V, $R_{G}$ = 25 Ω)	(I <sub>L(pk)</sub> = 6.3 A, L = 2 mH)			40	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		ΤL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Note 2, 3)	$R_{\Psi J-mb}$	6.5	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	47	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.




## **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
60 V	39 mΩ @ 10 V	17 A
00 V	60 mΩ @ 4.5 V	







ZZ = Lot Traceability

## ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>			
NVMFD5877NLT1G	DFN8 (Pb-Free)	1500 / Tape & Reel			
NVMFD5877NLWFT1G	DFN8 (Pb-Free)	1500 / Tape & Reel			
NVMFD5877NLT3G	DFN8 (Pb-Free)	5000 / Tape & Reel			
NVMFD5877NLWFT3G	DFN8 (Pb-Free)	5000 / Tape & Reel			


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

- Psi (Ψ) is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.
  Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
  Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.


Parameter	Symbol	Test Cond	ition	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 250 µA		60	1	Ī	V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				53		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$			1.0	μΑ
		$V_{DS} = 60 V$	T <sub>J</sub> = 125°C			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	s = ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	$V_{GS} = V_{DS}$ , $I_D = 250 \ \mu A$			3.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				3.5		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 7.5 A		31	39	mΩ
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 7.5 A		42	60	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 5.0 A			7.0		S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 25 V			540		pF
Output Capacitance	C <sub>oss</sub>				55		1
Reverse Transfer Capacitance	C <sub>rss</sub>				36		1
Total Gate Charge	Q <sub>G(TOT)</sub>				5.9		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>D</sub>	<sub>S</sub> = 48 V,		0.62		-
Gate-to-Source Charge	Q <sub>GS</sub>	I <sub>D</sub> = 5.0	Ā		1.64		
Gate-to-Drain Charge	Q <sub>GD</sub>				2.80		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 4	18V, I <sub>D</sub> = 5.0A		11	20	nC
SWITCHING CHARACTERISTICS (No	ote 6)						
Turn-On Delay Time	t <sub>d(on)</sub>				8.1		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>D</sub>	<sub>S</sub> = 48 V,		15.8		
Turn-Off Delay Time	t <sub>d(off)</sub>	l <sub>D</sub> = 5.0 A, R <sub>G</sub>			11.8		
Fall Time	t <sub>f</sub>				3.9		
Turn-On Delay Time	t <sub>d(on)</sub>				4.9		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V <sub>D</sub>	<sub>S</sub> = 48 V,		6.4		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_{\rm D} = 5.0 \text{ A}, \text{ R}_{\rm G} = 2.5 \Omega$			14.5		1
Fall Time	t <sub>f</sub>				2.4		
DRAIN-SOURCE DIODE CHARACTE	ERISTICS						
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$		0.8	1.2	V
		$I_{S} = 5.0 \text{ A}$	T <sub>J</sub> = 125°C		0.7		
Reverse Recovery Time	t <sub>RR</sub>				14.5		ns
Charge Time	t <sub>a</sub>	$V_{GS}$ = 0 V, d <sub>IS</sub> /d <sub>t</sub> = 100 A/µs, I <sub>S</sub> = 5.0 A			11.5		1
Discharge Time	t <sub>b</sub>				3.1		1
Reverse Recovery Charge	Q <sub>RR</sub>				11		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L <sub>S</sub>	T <sub>A</sub> = 25°C			0.93		nH
Drain Inductance	LD				0.005		1
Gate Inductance	L <sub>G</sub>				1.84		
Gate Resistance	R <sub>G</sub>				1.5		Ω

5. Pulse Test: pulse width = 300  $\mu$ s, duty cycle  $\leq 2\%$ . 6. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**





Figure 12. Thermal Response

#### MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

# ONSEMI



onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>