PCN Number:		202001	200109002.2				PCN Date: Jan 20, 2020				
Title: Qualification of AIZU as an additional Fab Site option for select CMOS9T devices							S9T devices				
Customer Contact:			N Manage	r	Dept:			Qua	Quality Services		
Dropocod 1 st Sh		20, 2020		Estimated Sample			Date	Date provided at			
Proposed 1 st Ship Date:			20, 2020		Availability			sam	ple request.		
Change Type:							_				
Assembly Site			Assemb					Assembly Materials			
Design					ification				Mechanical Specification		
Test Site	Cito		Wafer E		ng/Labeling		_		Test Process Wafer Bump Process		
Wafer Bump							-	Wafer Fab Process			
			Wafer Fab Materials Part number change					Waleri	ab Flocess		
					etails						
Description of C	Change:				Ctunio						
Texas Instrument		sed to a	nnounce	the qu	alification of	its AIZ	U fa	abricatio	n facility as an		
additional Wafer											
	Current	Sites			Additiona			al Sites			
Current	Proces	ss	Wafe		Additional	Pro	oce	SS	Wafer		
Fab Site			Diame		Fab Site				Diameter		
MAINEFAB	CMOSS	9T	200m	m	AIZU	CM	OS	9T	T 200mm		
Qual details are provided in the Qual Data Section.											
Reason for Cha		n the Q		Section	1.						
Continuity of Sup	ріу										
Anticipated impact on Form, Fit, Function, Quality or Reliability (positive / negative):											
None											
Changes to pro	duct ider	ntificat	ion resu	lting f	rom this PC	N:					
Current											
Chip Site	Chip Site		n (20L)	Chip S	Site Country	Code (2	21L	, ,	Site City		
MAINEFAB CUA				USA				Sout	h Portland		
New Fab Site											
Chip Site	Chip Si	te Origi	n (20L)	Chip S	Site Country	Code (2	21L) Chip	Site City		
AIZU	CU2			JPN				Aizu	wakamatsu-shi		
				•							
Sample product s	hinnina la	ahel (n	nt actual	product	t lahel)						
Sample product shipping label (not actual product label)											
INSTRUMENTS											
MADE IN: Malaysia											
MSL 2 /260C/1 YEAR SEAL DT DE ALLE (31T)LOT: 3959047MLA											
MSL 1 /235C/UNLIM 03/29/04 144 44 44 44 44 44 44 44 44 44 44 44 4											
ITEM: 39											
LBL: 5A (L)T0:1750											
Product Affected Group:											
LP8860AQVFPRQ1	-		QVFPRQ1		LP8860GQVFPRQ1			1 P884	LP8860LQVFPRQ1		
LP8860BQVFPRQ1					LP8860HQVFPRQ1				LP8860NQVFPRQ1		
			QVFPRQ1								
LP8860CQVFPRQ1	LP8860F	QVFPRQ1	LP8860JQVFPRQ1			LP886	LP8860RQVFPRQ1				

Automotive New Product Qualification Summary

(As per AEC-Q100 and JEDEC Guidelines)

CMOS9T LP8860 Dual source-Maine to Aizu

Approve Date 20-December-2019

Qualification Results

					Bata Biopiayea ao. Namber e	i loto i l'otal otali	probled rotar railed		
Туре	#	Test Spec	Min Lot Qty	SS/ Lot	Test Name / Condition	Duration	Qual Device: LP8860AQVFPRQ1	QBS Process Reference LDC1612QDNTQ1	QBS Package Reference PLP8860QVFPRQ1
Test Grou	p A – A	ccelerated Environment	Stress	Tests					
HAST	A2	JEDEC JESD22-A110	3	77	Biased HAST, 130C/85%RH	96 Hours	-	3/231/0	3/231/0
AC	A3	JEDEC JESD22-A102	3	77	Autoclave 121C	96 Hours	-	3/231/0	3/231/0
тс	A4	JEDEC JESD22-A104 and Appendix 3	3	77	Temperature Cycle, -65/150C	500 Cycles	-	3/231/0	3/231/0
TC-BP	A4	MIL-STD883 Method 2011	1	30	Post Temp. Cycle Bond Pull	Wires	-	1/30/0	1/30/0
PTC	A5	JEDEC JESD22-A105	1	45	Power Temperature Cycle	1000 Cycles	N/A	N/A	NA
HTSL	A6	JEDEC JESD22-A103	1	45	High Temp. Storage Bake, 150C	1000 Hours	- 1/77/0		1/45/0
Test Grou	р В – А	ccelerated Lifetime Simu	lation	Tests					
HTOL	B1	JEDEC JESD22-A108	3	77	Life Test, 125C	1000 Hours	1/77/0	3/231/0	3/231/0
ELFR	82	AEC Q100-008	3	800	Early Life Failure Rate, 150C	24 Hours	-	3/2400/0	-
EDR	B3	AEC Q100-005	3	77	NVM Endurance, Data Retention, and Operational Life	-	N/A	N/A	-
Test Grou	р С – Р	ackage Assembly Integr	ity Tes	ts					
WBS	C1	AEC Q100-001	1	30	Bond Shear (Cpk>1.33, Ppk>1.67)	Wires	1/30/0	-	-
WBS	C1	AEC Q100-001	1	30	Bond Shear (Cpk>1.67)	Wires	1/30/0	-	-
WBP	C2	MIL-STD883 Method 2011	1	30	Bond Pull (Cpk>1.67)	Wires	1/30/0	-	-
SD	C3	JEDEC JESD22-B102	1	15	Solderability (>95% Lead Coverage)	Pb & Pb-Free	-	Pass	-
PD	C4	JEDEC JESD22-B100 and B108	3	10	Physical Dimensions (Cpk>1.67)	-	- Pass		-
u	C6	JEDEC JESD22-B105	1	50	Lead Integrity	Leads	-	-	-
Test Grou	p D – D	ie Fabrication Reliability	Tests						
EM	D1	JESD61	-	-	Electromigration		Completed Per Process Technology Requirements	-	-
TDDB	D2	JESD35	-	-	Time Dependant Dielectric Breakdown	-	Completed Per Process Technology Requirements	-	-
HCI	D3	JESD60 & 28	-	-	Hot Injection Carrier	-	Completed Per Process Technology Requirements	-	-
NBTI	D4	-	-	-	Negative Bias Temperature Instability	-	Completed Per Process Technology Requirements	-	-
SM	D5	-	-	-	Stress Migration	-	Completed Per Process Technology Requirements	-	
Test Grou	n E 5	lectrical Verification Tes	te						
HBM	E2	AEC Q100-002	1	3	ESD - HBM	2000 V	1/3/0		-
CDM	E3	AEC Q100-011	1	3	ESD - CDM	1500 V	1/3/0		-
LU	E4	AEC Q100-004	1	6	Latch-up	(Per AEC Q100- 004)	1/6/0		-
ED	E5	AEC Q100-009	3	30	Electrical Distributions	Cpk>1.67 Room, Hot, & Cold Test	1/30/0	-	-
Additiona	Toste					Thut, a cold rest			
MQ	riests		-	-	Manufacturability (Auto Assembly)	(per automotive requirements)	Pass	-	-
MQ	1		-	-	Manufacturability (Wafer Fab)	(per mfg. Site specification)	Pass	-	-
	1	L				• •			

A1 (PC): Preconditioning: Performed for THB, Biased HAST, AC, uHAST, TC & PTC samples, as applicable.

Ambient Operating Temperature by Automotive Grade Level: Grade 0 (or E): -40°C to +150°C Grade 1 (or Q): -40°C to +150°C Grade 2 (or T): -40°C to +125°C Grade 2 (or T): -40°C to +155°C Grade 3 (or T): -40°C to +85°C E1 (TEST): Electrical test temperatures of Qual samples (High temperature according to Grade level): Pagentilational:

Room/Hot/Cold : HTOL ED Room/Hot: THB / HAST, TC / PTC, HTSL, ELFR, ESD & LU Room : AC/uHAST

Green/Pb-free Status: Qualified Pb-Free(SMT) and Green

For questions regarding this notice, e-mails can be sent to the regional contacts shown below, or you can contact your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
WW PCN Team	PCN ww admin team@list.ti.com

Texas Instruments Incorporated

PCN# 20200109002.2

MPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<u>www.ti.com/legal/termsofsale.html</u>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.