











**DLP7000** 

DLPS026F - AUGUST 2012 - REVISED JUNE 2019

# DLP7000 DLP® 0.7 XGA 2x LVDS Type A DMD

#### 1 Features

- 0.7-Inch diagonal micromirror array
  - 1024 x 768 array of Al, micrometer-sized mirrors
  - 13.68-µm micromirror pitch
  - ±12° micromirror tilt angle (relative to flat state)
  - Designed for corner illumination
- Use with visible light (400 nm to 700 nm):
  - Window transmission 97% (single pass, through two window surfaces)
  - Micromirror reflectivity 88%
  - Array diffraction efficiency 86%
  - Array fill factor 92%
- Two 16-Bit, low voltage differential signaling (LVDS) double data rate (DDR) input data buses
- linput data clock rate up to 400 MHz
- 40.64 mm x 31.75 mm x 6.0 mm package
- Hermetic package

## 2 Applications

- Industrial
  - Digital imaging lithography
  - Laser marking
  - LCD and OLED repair
  - Computer-to-plate printers
  - SLA 3D printers
  - 3D scanners for machine vision and factory automation
  - Flat panel lithography
- Medical
  - Phototherapy devices
  - Ophthalmology
  - Direct manufacturing

- Hyperspectral imaging
- 3D biometrics
- Confocal microscopes
- Display
  - 3D imaging microscopes
  - Adaptive illumination
  - Augmented reality and information overlay

## 3 Description

The DLP7000 XGA Chipset is part of the DLP® Discovery<sup>™</sup> 4100 platform, which enables high resolution and high performance spatial modulation. The DLP7000 is the digital micromirror device (DMD) fundamental to the 0.7 XGA chipset, and currently supports the fastest pattern rates in the DLP catalog portfolio. The DLP Discovery 4100 platform also provides the highest level of individual micromirror control with the option for random row addressing. Combined with a hermetic package, the unique capability and value offered by DLP7000 makes it well suited to support a wide variety of industrial, medical, and advanced applications.

In addition to the DLP7000 DMD, the 0.7 XGA Chipset includes these components:


- Dedicated DLPC410 controller for high speed pattern rates of >32000 Hz (1-bit binary) and >4000 Hz (8-bit gray)
- One unit DLPR410 (DLP Discovery 4100 Configuration PROM)
- One unit DLPA200 (DMD Micromirror Driver)

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DLP7000	FLP (203)	40.64 mm × 31.75 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Application





## **Table of Contents**

1	Features 1		8.2 Functional Block Diagram	23
2	Applications 1		8.3 Feature Description	25
3	Description 1		8.4 Device Functional Modes	32
4	Revision History2		8.5 Optical Interface and System Image Quality Considerations	34
5	Description (continued)5		8.6 Micromirror Array Temperature Calculation	35
6	Pin Configuration and Functions 5		8.7 Micromirror Landed-On/Landed-Off Duty Cycle	
7	Specifications12	9	Application and Implementation	
	7.1 Absolute Maximum Ratings 12		9.1 Application Information	
	7.2 Storage Conditions		9.2 Typical Application	41
	7.3 ESD Ratings	10	Power Supply Recommendations	
	7.4 Recommended Operating Conditions		10.1 DMD Power-Up and Power-Down Procedures	
	7.5 Thermal Information	11	Layout	
	7.6 Electrical Characteristics		11.1 Layout Guidelines	
	7.7 LVDS Timing Requirements		11.2 Layout Example	
	7.8 LVDS Waveform Requirements	12	Device and Documentation Support	
	7.9 Serial Control Bus Timing Requirements 16		12.1 Device Support	
	7.10 Systems Mounting Interface Loads		12.2 Documentation Support	
	7.11 Micromirror Array Physical Characteristics 20		12.3 Related Links	
	7.12 Micromirror Array Optical Characteristics 21		12.4 Trademarks	
	7.13 Window Characteristics		12.5 Electrostatic Discharge Caution	
	7.14 Chipset Component Usage Specification 22		12.6 Glossary	
8	Detailed Description23	12	•	40
	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	48

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	anges from Revision E (May 2017) to Revision F	Page
•	Deleted "Broadband"	1
•	Changed values for high speed pattern rates	1
•	Changed package type to FLP (203)	1
•	Changed package type to FLP; deleted reference to LCCC	5
•	Changed FLP package figure "bottom view"	5
•	Changed "Case temperature" to "Array temperature"	12
•	Changed "Case temperature" to "Array temperature"	12
•	Changed "Device temperature gradient - operational" to "Absolute temperature delta between the window test points (TP2, TP3) and the ceramic test point TP1"	12
•	Deleted "RH" after "%"	12
•	Changed "Applicable before the DMD is installed in the final product" to "Applicable for the DMD as a component or non-operating system"	12
•	Changed ", non-condensing" to "(non-condensing)"	12
•	Changed "JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process." to "JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible if necessary precautions are taken."	12
•	Changed Table "Recommended Operating Conditions"	
	Added "RH" under "Environmental"	
	Added cross reference to table note at row "ILL <sub>VIS</sub> "	
•	····	
•	Changed Array temperature, Long-term operational MAX from "30" to "40"	
•	Changed package type to FLP in table "THERMAL METRIC"	14

Submit Documentation Feedback

Copyright © 2012–2019, Texas Instruments Incorporated



## **Revision History (continued)**

•	Added "or the combined loads of the thermal and electrical areas reduced"	19
•	Deleted row "Window artifact size" in table "Window Characteristics"	<mark>22</mark>
•	Changed mirror pitch to 13.68 μm	25
•	Changed figure "DLPC410 Data Flow" to correct signals of LVDS BUS B out	27
•	Changed "Window Characteristics and Optics" to "Optical Interface and System Image Quality Considerations"	34
•	Changed "a Thermal Test Point locations 1 and 2" to "thermal test points TP1, TP2, and TP3"	35
•	Added "(typically used for display applications)" to "Micromirror Array Temperature Calculation - Lumens based"	36
•	Deleted Subsection "Fiducials"	44
Cł	nanges from Revision D (November 2015) to Revision E	Page
•	Clarified T <sub>GRADIENT</sub> footnote	12
•	Changed TC2 to TP1 to follow latest thermal test point nomenclature convention in <i>Thermal Information</i>	14
•	Changed Micromirror active border from 10 to correct value of 6	20
•	Changed micromirror crossover to mean transition time and renamed previous crossover to micromirror switching time typical micromirror crossover time typo (16 µs to 13 µs)	21
•	Added typical micromirror switching time - 13 µs	21
•	Changed "Micromirror switching time" to "Array switching time" for clarity	21
•	Added clarification to Micromirror switching time at 400 MHz with global reset	21
•	Changed references to D4100 Discovery to DPC410	
•	Changed Thermal Test Point Location drawing to current numbering convention	
•	Changed Micromirror Array Temperature Calculations to indicate that it is based on lumens	
•	Added Micromirror Array Temperature Calculation based on power	37
•	Updated Figure 22	47
•	Removed link to DLP Discovery 4100 chipset datasheet	47
•	Added DLPR410 to Related Links table	48
Cł	nanges from Revision C (April 2014) to Revision D	Page
•	Updated Figure 21 and graphic for Device Nomenclature	47
•	Updated Figure 22 and graphic for Device Marking	47
Cł	nanges from Revision B (June 2013) to Revision C	Page
•	Added Pin Configuration and Functions section, ESD Rating table, Feature Description section, Device Functional	
	Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted / DLPR4101 Enhanced PROM from Chipset List	1
•	Corrected VCC2 max to 8 V	12
•	Added array temperature vs duty cycle graph	14
•	Replaced serial communications bus timing parameters	18
•	Converted interface loads to Newtons	
•	Grayed out LVDS buses that are unused on DLP7000	27
•	Added micromirror landed duty cycle section	37
•	Changed to DLP7000	42
•	Deleted / DLPR4101 Enhanced PROM from Related Documentation	47



Changes from Revision A (September 2012) to Revision B	Page
Added / DLPR4101 Enhanced PROM to DLPR410 in Chipset List	1
Changed pin number of DCLK_AN From: D19 To: B22	
Changed pin number of DCLK_AP From: E19 To: B24	9
Changed pin number of DCLK_BN From: M19 To: AB22	9
Changed pin number of DCLK_BP From: N19 To: AB24	9
Added / DLPR4101 Enhanced PROM to DLPR410 in Related Documentation	
Changes from Original (August 2012) to Revision A	Page
Changed the device from 'Product Preview' to 'Production'	1



## 5 Description (continued)


Reliable function and operation of the DLP7000 requires that it be used in conjunction with the other components of the chipset. A dedicated chipset provides developers easier access to the DMD as well as high speed, independent micromirror control.

DLP7000 is a digitally controlled micro-electromechanical system (MEMS) spatial light modulator (SLM). When coupled to an appropriate optical system, the DLP7000 can be used to modulate the amplitude, direction, and/or phase of incoming light.

Electrically, the DLP7000 consists of a two-dimensional array of 1-bit CMOS memory cells, organized in a grid of 1024 memory cell columns by 768 memory cell rows. The CMOS memory array is addressed on a row-by-row basis, over two 16-bit low voltage differential signaling (LVDS) double data rate (DDR) buses. Addressing is handled via a serial control bus. The specific CMOS memory access protocol is handled by the DLPC410 digital controller.

## 6 Pin Configuration and Functions

FLP Package 203-Pin CLGA Bottom View





### Pin Functions

	(4)			Pin Ft	unctions			
	N <sup>(1)</sup>	TYPE	SIGNAL	DATA RATE <sup>(2)</sup>	INTERNAL	CLOCK	DESCRIPTION	TRACE
NAME	NO.	(I/O/P)		KAIE (-)	TERM <sup>(3)</sup>			
D_AN(0)	B10	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		368.72
D_AN(1)	A13	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		424.61
D_AN(2)	D16	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		433.87
D_AN(3)	C17	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		391.39
D_AN(4)	B18	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		438.57
D_AN(5)	A17	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		391.13
D_AN(6)	A25	Input	LVCMOS	DDR	Differential Terminated - $100 \Omega$	DCLK_A		563.26
D_AN(7)	D22	Input	LVCMOS	DDR	Differential Terminated - $100 \Omega$	DCLK_A		411.62
D_AN(8)	C29	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A	Input data bus A	595.11
D_AN(9)	D28	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A	(2x LVDS)	543.07
D_AN(10)	E27	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		455.98
D_AN(11)	F26	Input	LVCMOS	DDR	Differential Terminated - $100 \Omega$	DCLK_A		359.5
D_AN(12)	G29	Input	LVCMOS	DDR	Differential Terminated - $100 \Omega$	DCLK_A		542.67
D_AN(13)	H28	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		551.51
D_AN(14)	J27	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		528.04
D_AN(15)	K26	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		484.38
D_AP(0)	B12	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		366.99
D_AP(1)	A11	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		417.47

Submit Documentation Feedback

Copyright © 2012–2019, Texas Instruments Incorporated

 <sup>(1)</sup> The following power supplies are required to operate the DMD: VCC, VCC1, VCC2. VSS must also be connected.
 (2) DDR = Double Data Rate. SDR = Single Data Rate. Refer to the LVDS Timing Requirements for specifications and relationships.

<sup>(3)</sup> Refer to *Electrical Characteristics* for differential termination specification.



PII	N <sup>(1)</sup>	TYPE		DATA	INTERNAL			
NAME	NO.	(I/O/P)	SIGNAL	RATE <sup>(2)</sup>	TERM <sup>(3)</sup>	CLOCK	DESCRIPTION	TRACE
D_AP(2)	D14	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		434.89
D_AP(3)	C15	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		394.67
D_AP(4)	B16	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		437.3
D_AP(5)	A19	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		389.01
D_AP(6)	A23	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		562.92
D_AP(7)	D20	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		410.34
D_AP(8)	A29	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A	Input data bus A -	594.61
D_AP(9)	B28	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A	LVDS)	539.88
D_AP(10)	C27	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		456.78
D_AP(11)	D26	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		360.68
D_AP(12)	F30	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		543.97
D_AP(13)	H30	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		570.85
D_AP(14)	J29	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		527.18
D_AP(15)	K28	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A		481.02
D_BN(0)	AB10	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		368.72
D_BN(1)	AC13	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B	-	424.61
D_BN(2)	Y16	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B	Input data bus B (2x LVDS)	433.87
D_BN(3)	AA17	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		391.39
D_BN(4)	AB18	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B	1	438.57



PII	N <sup>(1)</sup>	TYPE	2121111	DATA	INTERNAL			
NAME	NO.	(I/O/P)	SIGNAL	RATE <sup>(2)</sup>	TERM <sup>(3)</sup>	CLOCK	DESCRIPTION	TRACE
D_BN(5)	AC17	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		391.13
D_BN(6)	AC25	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		563.26
D_BN(7)	Y22	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		411.62
D_BN(8)	AA29	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		595.11
D_BN(9)	Y28	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		543.07
D_BN(10)	W27	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		455.98
D_BN(11)	V26	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		360.94
D_BN(12)	T30	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		575.85
D_BN(13)	R29	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		519.37
D_BN(14)	R27	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B	Input data bus B - continued (2x LVDS)	532.59
D_BN(15)	N27	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		441.14
D_BP(0)	AB12	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		366.99
D_BP(1)	AC11	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		417.47
D_BP(2)	Y14	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		434.89
D_BP(3)	AA15	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		394.67
D_BP(4)	AB16	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		437.3
D_BP(5)	AC19	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		389.01
D_BP(6)	AC23	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		562.92
D_BP(7)	Y20	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		410.34



PIN <sup>(1)</sup> TYPF								
NAME PIN	NO.	TYPE (I/O/P)	SIGNAL	DATA RATE <sup>(2)</sup>	INTERNAL TERM <sup>(3)</sup>	CLOCK	DESCRIPTION	TRACE
D_BP(8)	AC29	Input	LVCMOS	DDR	Differential Terminated -	DCLK_B		594.61
_ ,,		·			100 Ω Differential	_	_	
D_BP(9)	AB28	Input	LVCMOS	DDR	Terminated - $100 \Omega$	DCLK_B	-	539.88
D_BP(10)	AA27	Input	LVCMOS	DDR	Differential Terminated - $100 \Omega$	DCLK_B		456.78
D_BP(11)	Y26	Input	LVCMOS	DDR	Differential Terminated - $100 \Omega$	DCLK_B	Input data bus B - continued (2x	360.68
D_BP(12)	U29	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B	LVDS)	578.46
D_BP(13)	T28	Input	LVCMOS	DDR	Differential Terminated - $100 \Omega$	DCLK_B		509.74
D_BP(14)	P28	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		534.59
D_BP(15)	P26	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B		440
DATA CLOC	K			•	•		•	
DCLK_AN	B22	Input	LVCMOS	_	Differential Terminated - 100 Ω	_	DCLK for data	477.1
DCLK_AP	B24	Input	LVCMOS	_	Differential Terminated - 100 Ω	_	bus A (2x LVDS)	477.14
DCLK_BN	AB22	Input	LVCMOS	_	Differential Terminated - 100 Ω	_	DCLK for data	477.07
DCLK_BP	AB24	Input	LVCMOS	_	Differential Terminated - 100 Ω	_	bus B (2x LVDS)	477.14
DATA CONT	ROL INPUTS							
SCTRL_AN	C21	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A	Serial control for	477.07
SCTRL_AP	C23	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_A	data bus A (2x LVDS)	477.14
SCTRL_BN	AA21	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B	Serial control for	477.07
SCTRL_BP	AA23	Input	LVCMOS	DDR	Differential Terminated - 100 Ω	DCLK_B	data bus B (2x LVDS)	477.14
SERIAL COM	IMUNICATIO	N AND CO	NFIGURATION					
SCPCLK	E3	Input	LVCMOS	-	Pull-down	-	Serial port clock	379.29
SCPDO	B2	Output	LVCMOS	_	_	SCPCLK	Serial port output	480.91
SCPDI	F4	Input	LVCMOS	_	Pull-down	SCPCLK	Serial port input	323.56
SCPENZ	D4	Input	LVCMOS	_	Pull-down	SCPCLK	Serial port enable	326.99
PWRDNZ	C3	Input	LVCMOS	_	Pull-down	_	Device Reset	406.28

Copyright © 2012–2019, Texas Instruments Incorporated

Submit Documentation Feedback



			г	iii Fullctioi	is (continued	)		
PII	N <sup>(1)</sup>	TYPE	SIGNAL	DATA	INTERNAL	CLOCK	DESCRIPTION	TRACE
NAME	NO.	(I/O/P)	SIGNAL	RATE <sup>(2)</sup>	TERM <sup>(3)</sup>	CLOCK	DESCRIPTION	IRACE
MODE_A	D8	Input	LVCMOS	-	Pull-down	_	Data bandwidth mode select A	396.05
MODE_B	C11	Input	LVCMOS	_	Pull-down	-	Data bandwidth mode select B	208.86
MICROMIRR	OR BIAS CLO	OCKING P	ULSE					
MBRST(0)	P2	Input	Analog	-	_	_		
MBRST(1)	AB4	Input	Analog	_	_	-		
MBRST(2)	AA7	Input	Analog	_	_	-		
MBRST(3)	N3	Input	Analog	_	_	-		
MBRST(4)	M4	Input	Analog	_	_	_		
MBRST(5)	AB6	Input	Analog	_	_	-	Micromirror Bias Clocking Pulse	
MBRST(6)	AA5	Input	Analog	_	_	_	"MBRST" signals	
MBRST(7)	L3	Input	Analog	_	_	_	"clock"	
MBRST(8)	Y6	Input	Analog	_	_	_	micromirrors into state of LVCMOS	
MBRST(9)	K4	Input	Analog	_	_	_	memory cell	
MBRST(10)	L5	Input	Analog	_	_	_	associated with each mirror.	
MBRST(11)	AC5	Input	Analog	_	_	_		
MBRST(12)	Y8	Input	Analog	_	_	_		
MBRST(13)	J5	Input	Analog	_	_	_		
MBRST(14)	K6	Input	Analog	_	_	_		
MBRST(15)	AC7	Input	Analog	_	_	_		
POWER					11.			
V <sub>CC</sub>	A7, A15, C1, E1, U1, W1, AB2, AC9, AC15	Power	Analog	_	_	_	Power for LVCMOS Logic	-
V <sub>CC1</sub>	A21, A27, D30, M30, Y30, AC21, AC27	Power	Analog	_	_	_	Power supply for LVDS Interface	-
V <sub>CC2</sub>	G1, J1, L1, N1, R1	Power	Analog	_	_	_	Power for High Voltage CMOS Logic	-
	1	1		1	1	1	- 3	

Submit Documentation Feedback



PIN	V <sup>(1)</sup>	TYPE		DATA	INTERNAL			
NAME	NO.	(I/O/P)	SIGNAL	DATA RATE <sup>(2)</sup>	TERM <sup>(3)</sup>	CLOCK	DESCRIPTION	TRACE
Vss	A1, A3, A5, A9, B4, B8, B14, B20, B26, B30, C7, C13, C19, C25, D6, D12, D18, D24, E29, F2, F28, G3, G27, H2, H4, H26, J3, J25, K2, K30, L25, L27, L29, M2, M6, M26, M28, N5, N25, N29, P4, P30, R3, R5, R25, T2, T26, U27, V28, V30, W5, W29, Y4, Y12, Y18, Y24, AA3, AA19, AA19, AB20, AB26, AB30	Power	Analog		_		Common return for all power inputs	_
RESERVED S	SIGNALS (NO	T FOR US	SE IN SYSTEM)		T.	T	T.	
RESERVED _AA1	AA1	Input	LVCMOS	_	Pull-down	_	Pins should be connected to VSS	_
RESERVED _B6	B6	Input	LVCMOS	-	Pull-down	-	_	_
RESERVED _T4	T4	Input	LVCMOS	-	Pull-down	-	_	_
RESERVED _U5	U5	Input	LVCMOS	1	Pull-down	_	_	_
NO_CONN ECT	AA11, AC3, C5, C9, D10, D2, E5, G5, H6, P6, T6, U3, V2, V4, W3, Y10, Y2	ŀ	-	1	-	-	Do not connect	-



## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		·	MIN	MAX	UNIT
ELECTRICAL				1	
V <sub>CC</sub>	Voltage applied to V <sub>CC</sub> (2) (3)		-0.5	4	V
V <sub>CCI</sub>	Voltage applied to V <sub>CCI</sub> <sup>(2) (3)</sup>		-0.5	4	V
V <sub>CC2</sub>	Voltage applied to V <sub>VCC2</sub> (2) (3) (4)		-0.5	8	V
V <sub>MBRST</sub>	Micromirror Clocking Pulse Wavefor Input Pins (supplied by DLPA200)	Micromirror Clocking Pulse Waveform Voltage applied to MBRST[15:0]		28	V
V <sub>CC</sub> - V <sub>CCI</sub>	Supply voltage delta (absolute valu	e) <sup>(4)</sup>		0.3	V
	Voltage applied to all other input pi	ns <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.3	V
V <sub>ID</sub>	Maximum differential voltage, dama resistor if exceeded, see Figure 3	age can occur to internal termination		700	mV
I <sub>OH</sub>	Current required from a high-level output	V <sub>OH</sub> = 2.4 V		-20	mA
I <sub>OL</sub>	Current required from a low-level output	V <sub>OL</sub> = 0.4 V		15	mA
ENVIRONMENTA	L			11	
_	Array temperature: operational (5)		10	65	°C
T <sub>ARRAY</sub>	Array temperature: non-operational	(5)	-40	80	°C
T <sub>DELTA</sub>	Absolute temperature delta betwee and the ceramic test point TP1 (6)	n the window test points (TP2, TP3)		10	°C
RH	Operating relative humidity (non-co	ndensing)	0	95	%

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to V<sub>SS</sub> (ground).

- (4) To prevent excess current, the supply voltage delta  $|V_{CC} V_{CCI}|$  must be less than specified limit.
- (5) DMD Temperature is the worst-case of any test point shown in Figure 18, or the active array as calculated by the Micromirror Array Temperature Calculation.
- (6) As either measured, predicted, or both between any two points -- measured on the exterior of the package, or as predicted at any point inside the micromirror array cavity. Refer to Thermal Information and Micromirror Array Temperature Calculation.

## 7.2 Storage Conditions

Applicable for the DMD as a component or non-operating in a system

		MIN	MAX	UNIT
т	Storage temperature	-40	80	°C
<sup>I</sup> stg	Storage humidity (non-condensing)		95	%

#### 7.3 ESD Ratings

				VALUE	UNIT
V	( Licetrostatic Transaction (Tibiti), per	All pins except MBRST[15:0]	±2000	V	
V <sub>(ESD)</sub>	discharge	ANSI/ESDA/JEDEC JS-001 (1)	Pins MBRST[15:0]	±250	V

 JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible if necessary precautions are taken.

<sup>3)</sup> VOFFSET supply transients must fall within specified max voltages.



## 7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM	MAX	UNIT
ELECTRICAL	(2) (3)				
V <sub>CC</sub>	Supply voltage for LVCMOS core logic	3.0	3.3	3.6	V
V <sub>CC1</sub>	Supply voltage for LVDS receivers	3.0	3.3	3.6	V
V <sub>CC2</sub>	Mirror electrode and HVCMOS supply voltage	7.25	7.5	7.75	V
VMBRST	Clocking Pulse Waveform Voltage applied to MBRST[29:0] Input Pins (supplied by DLPA200s)	-27		26.5	V
VCCI-VCC	Supply voltage delta (absolute value) (4)			0.3	V
ENVIRONME	NTAL				
RH	Operating relative humidity (non-condensing)			95	%
ENVIRONME	NTAL <sup>(5)</sup> For Illumination Source Between 420 nm and 700 nm				
<b>-</b>	Array temperature, Long–term operational (6)(7) (8)(9)	10	25-45	65 <sup>(10)</sup>	
T <sub>ARRAY</sub>	Array temperature, Short–term operational (6)(7) (11)	0		10	°C
T <sub>WINDOW</sub>	Window Temperature test points TP2 and TP3, Long-term operational (9)	10		65	°C
T <sub>DELTA</sub>	Absolute Temperature delta between the window test points (TP2, TP3) and the ceramic test point TP1. (12)			10	°C
ILL <sub>VIS</sub>	Illumination (13)			Thermally limited	W/cm <sup>2</sup>
ENVIRONME	NTAL <sup>(5)</sup> For Illumination Source Between 400 nm and 420 nm				
T <sub>ARRAY</sub>	Array temperature, Long-term operational (6) (7) (8) (9)	20		30	°C
T <sub>WINDOW</sub>	Window Temperature test points TP2 and TP3, Long-term operational (9)			30	°C
T <sub>DELTA</sub>	Absolute Temperature delta between the window test points (TP2, TP3) and the ceramic test point TP1. (12)			10	°C
ILL	Illumination <sup>(13)</sup>			11	W/cm <sup>2</sup>
ILL	illumination '7			16.2	W
ENVIRONME	NTAL <sup>(5)</sup> For Illumination Source <400 nm and >700 nm				
<del>-</del>	Array temperature, Long-term operational (6) (7) (8) (9)	20		40 (10)	90
T <sub>ARRAY</sub>	Array temperature, Short–term operational (6)(7) (11)	0		20	°C
T <sub>WINDOW</sub>	Window Temperature test points TP2 and TP3, Long-term operational (9)	10		65	°C
ILL	Illumination <sup>(13)</sup>			10	mW/cm <sup>2</sup>

- (1) The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by the Recommended Operating Conditions. No level of performance is implied when operating the device above or below the Recommended Operating Conditions limits.
- (2) Voltages V<sub>CC</sub>, V<sub>CC1</sub>, and V<sub>CC2</sub> are required for proper DMD operation. V<sub>SS</sub> must also be connected.
- (3) All voltages are referenced to common ground V<sub>SS</sub>.
- (4) Exceeding the recommended allowable absolute voltage difference between V<sub>CC</sub> and V<sub>CC1</sub> may result in excess current draw. The difference between VCC and V<sub>CC1</sub>, |V<sub>CC</sub> V<sub>CC1</sub>|, should be less than the specified limit.
- (5) Optimal, long-term performance and optical efficiency of the Digital Micromirror Device (DMD) can be affected by various application parameters, including illumination spectrum, illumination power density, micromirror landed duty-cycle, ambient temperature (storage and operating), DMD temperature, ambient humidity (storage and operating), and power on or off duty cycle. TI recommends that application-specific effects be considered as early as possible in the design cycle.
- (6) In some applications, the total DMD heat load can be dominated by the amount of incident light energy absorbed. See Micromirror Array Temperature Calculation for further details.
- (7) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in Figure 18 and the package thermal resistance in *Thermal Information* using Micromirror Array Temperature Calculation.
- (8) Simultaneous exposure of the DMD to the maximum *Recommended Operating Conditions* for temperature and UV illumination will reduce device lifetime.
- (9) Long-term is defined as the usable life of the device.
- (10) Per Figure 1, the maximum operational case temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. Refer to *Micromirror Landed-On/Landed-Off Duty Cycle* for a definition of micromirror landed duty cycle.
- (11) Array temperatures beyond those specified as long-term are recommended for short-term conditions only (power-up). Short-term is defined as cumulative time over the usable life of the device and is less than 500 hours.
- (12) The temperature delta is the highest difference between the ceramic test point (TP1) and window test points (TP2) and (TP3) in Figure 18.
- (13) Total integrated illumination power density, above or below the indicated wavelength threshold or in the indicated wavelength range.




Figure 1. Max Recommended DMD Temperature - Derating Curve

### 7.5 Thermal Information

	DLP7000	
THERMAL METRIC	FLP (Package)	UNIT
	203 PINS	

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package where it can be removed by an appropriate heat sink. The heat sink and cooling system must be capable of maintaining the package within the temperature range specified in the Recommended Operating Conditions. The total heat load on the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

Submit Documentation Feedback



## 7.6 Electrical Characteristics

over the range of recommended supply voltage and recommended case operating temperature (unless otherwise noted).

	PARAMETERS	TEST CONDITIONS	MIN	NOM	MAX	UNIT
$V_{OH}$	High-level output voltage (1), See Figure 11	$V_{CC} = 3.0 \text{ V}, I_{OH} = -20 \text{ mA}$	2.4			V
$V_{OL}$	Low-level output voltage <sup>(1)</sup> , See Figure 11	V <sub>CC</sub> = 3.6 V, I <sub>OH</sub> = 15 mA			0.4	V
$V_{MBRST}$	Clocking Pulse Waveform applied to MBRST[29:0] Input Pins (supplied by DLPA200)		-27		26.5	٧
l <sub>OZ</sub>	High impedance output current <sup>(1)</sup>	V <sub>CC</sub> = 3.6 V			10	μΑ
	Link lovel evitovit evino et (1)	V <sub>OH</sub> = 2.4 V, V <sub>CC</sub> ≥ 3 V			-20	A
l <sub>OH</sub>	High-level output current <sup>(1)</sup>	V <sub>OH</sub> = 1.7 V, V <sub>CC</sub> ≥ 2.25 V			-15	mA
$I_{OL}$	Low-level output current <sup>(1)</sup>	V <sub>OL</sub> = 0.4 V, V <sub>CC</sub> ≥ 3 V				mA
	Low-level output current	V <sub>OL</sub> = 0.4 V, V <sub>CC</sub> ≥ 2.25 V			14	ША
$V_{IH}$	High-level input voltage (1)		1.7	'	/CC + .3	V
$V_{IL}$	Low-level input voltage (1)		-0.3		0.7	V
I <sub>IL</sub>	Low-level input current <sup>(1)</sup>	$V_{CC} = 3.6 \text{ V}, V_{I} = 0 \text{ V}$			-60	μΑ
I <sub>IH</sub>	High-level input current <sup>(1)</sup>	$V_{CC} = 3.6 \text{ V}, V_I = V_{CC}$			200	μΑ
I <sub>CC</sub>	Current into V <sub>CC</sub> pin	V <sub>CC</sub> = 3.6 V			1475	mA
I <sub>CCI</sub>	Current into V <sub>CCI</sub> pin <sup>(2)</sup>	V <sub>CCI</sub> = 3.6 V			450	mA
I <sub>CC2</sub>	Current into V <sub>CC2</sub> pin	V <sub>CC2</sub> = 8.75 V			25	mA
Z <sub>IN</sub>	Internal Differential Impedance		95		105	Ω
Z <sub>LINE</sub>	Line Differential Impedance (PWB, Trace)		90	100	110	Ω
Cı	Input capacitance (1)	f = 1 MHz			10	pF
Co	Output capacitance <sup>(1)</sup>	f = 1 MHz			10	pF
C <sub>IM</sub>	Input capacitance for MBRST[29:0] pins	f = 1 MHz	220		270	pF

<sup>(1)</sup> Applies to LVCMOS pins only.

 <sup>(2)</sup> Exceeding the maximum allowable absolute voltage difference between V<sub>CC</sub> and V<sub>CCI</sub> may result in excess current draw. See the Absolute Maximum Ratings for details.



## 7.7 LVDS Timing Requirements

over operating free-air temperature range (unless otherwise noted). See Figure 2

		MIN	NOM	MAX	UNIT
f <sub>DCLK_*</sub>	DCLK_* clock frequency {where * = [A, or B]}	200		400	MHz
t <sub>c</sub>	Clock Cycle - DLCK_*	2.5			ns
t <sub>w</sub>	Pulse Width - DLCK_*		1.25		ns
t <sub>s</sub>	Setup Time - D_*[15:0] and SCTRL_* before DCLK_*	0.35			ns
t <sub>h</sub>	Hold Time, D_*[15:0] and SCTRL_* after DCLK_*	0.35			ns
t <sub>skew</sub>	Skew between bus A and B	-1.25		1.25	ns

## 7.8 LVDS Waveform Requirements

over operating free-air temperature range (unless otherwise noted). See Figure 3

		MIN	NOM	MAX	UNIT
$ V_{ID} $	Input Differential Voltage (absolute difference)	100	400	600	mV
$V_{CM}$	Common Mode Voltage		1200		mV
$V_{LVDS}$	LVDS Voltage	0		2000	mV
t <sub>r</sub>	Rise Time (20% to 80%)	100		400	ps
t <sub>r</sub>	Fall Time (80% to 20%)	100		400	ps

## 7.9 Serial Control Bus Timing Requirements

over operating free-air temperature range (unless otherwise noted). See Figure 4 and Figure 5

		MIN	NOM MAX	UNIT
f <sub>SCP_CLK</sub>	SCP Clock Frequency	50	500	kHz
t <sub>SCP_SKEW</sub>	Time between valid SCP_DI and rising edge of SCP_CLK	-300	300	ns
t <sub>SCP_DELAY</sub>	Time between valid SCP_DO and rising edge of SCP_CLK		960	ns
t <sub>SCP_EN</sub>	Time between falling edge of SCP_EN and the first rising edge of SCP_CLK	30		ns
t_SCP	Rise time for SCP signals		200	ns
t <sub>f_SCP</sub>	Fall time for SCP signals		200	ns






Figure 2. LVDS Timing Waveforms




Figure 3. LVDS Waveform Requirements




Figure 4. Serial Communications Bus Timing Parameters




Figure 5. Serial Communications Bus Waveform Requirements



## 7.10 Systems Mounting Interface Loads

			MIN	NOM	MAX	UNIT
Maximum system mounting interface	Thermal Interface area	(See Figure 6)			111	N
load to be applied to the:	Electrical Interface area				423	N
	Datum "A" Interface area (1)				400	N

(1) Combined loads of the thermal and electrical interface areas in excess of Datum "A" load shall be evenly distributed outside the Datum "A" area (425 + 111 – Datum "A"), or the combined loads of the thermal and electrical areas reduced.





Figure 6. System Interface Loads



## 7.11 Micromirror Array Physical Characteristics

	PARAMETER				UNIT
М	Number of active columns			1024	micromirrors
N	Number of active rows			768	micromirrors
Р	Micromirror (pixel) pitch		See Figure 7	13.68	μm
	Micromirror active array width	M×P		14.008	mm
	Micromirror active array height	N×P		10.506	mm
	Micromirror active border	Pond of micromirror (POM) <sup>(1)</sup>		6	micromirrors/side

(1) The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the POM. These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.



Refer to Micromirror Array Physical Characteristics table for M, N, and P specifications.

Figure 7. Micromirror Array Physical Characteristics



## 7.12 Micromirror Array Optical Characteristics

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters.

	PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
	Micromirror tilt angle	DMD "parked" state <sup>(1)</sup> (2) (3), see Figure 13		0		dogrado
а		DMD "landed" state <sup>(1) (4) (5)</sup> see Figure 13		12		degrees
β	Micromirror tilt angle tolerance <sup>(1)</sup> (4) (6) (7) (8)	See Figure 13	-1		1	degrees
	Micromirror crossover time <sup>(9)</sup>			4		μs
	Micromirror switching time <sup>(10)</sup>			13	22	μs
	Array switching time at 400 MHz with global reset <sup>(11)</sup>		43			μs
	Non(12)	Non-adjacent micromirrors			10	:
	Non-operating micromirrors <sup>(12)</sup>	adjacent micromirrors			0	micromirrors
	Orientation of the micromirror axis-of-rotation <sup>(13)</sup>	See Figure 12	44	45	46	degrees
	Micromirror array optical efficiency <sup>(14)</sup> (15)	400 nm to 700 nm, with all micromirrors in the ON state		68%		

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) "Parking" the micromirror array returns all of the micromirrors to an essentially flat (0°) state (as measured relative to the plane formed by the overall micromirror array).
- (3) When the micromirror array is "parked", the tilt angle of each individual micromirror is uncontrolled.
- (4) Additional variation exists between the micromirror array and the package datums, as shown in the *Mechanical, Packaging, and Orderable Information*.
- (5) When the micromirror array is "landed", the tilt angle of each individual micromirror is dictated by the binary contents of the CMOS memory cell associated with each individual micromirror. A binary value of "1" will result in a micromirror "landing" in an nominal angular position of "+12°". A binary value of 0 results in a micromirror "landing" in an nominal angular position of "-12°".
- (6) Represents the "landed" tilt angle variation relative to the Nominal "landed" tilt angle.
- (7) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (8) For some applications, it is critical to account for the micromirror tilt angle variation in the overall System Optical Design. With some System Optical Designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some System Optical Designs, the micromirror tilt angle variation between devices may result in colorimetry variations and/or system contrast variations.
- (9) Micromirror crossover time is primarily a function of the natural response time of the micromirrors and is the time it takes for the micromirror to crossover to the other state, but does not include mechanical settling time.
- (10) Micromirror switching time is the time before a micromirror may be addressed again. Crossover time plus mechanical settling time.
- (11) Array switching is controlled and coordinated by the DLPC410 (DLPS024) and DLPA200 (DLPS015). Nominal Switching time depends on the system implementation and represents the time for the entire micromirror array to be refreshed (array loaded plus reset and mirror settling time).
- (12) Non-operating micromirror is defined as a micromirror that is unable to transition nominally from the -12° position to +12° or vice versa.
- (13) Measured relative to the package datums "B" and "C", shown in Mechanical, Packaging, and Orderable Information.
- (14) The minimum or maximum DMD optical efficiency observed depends on numerous application-specific design variables, such as:
  - Illumination wavelength, bandwidth/line-width, degree of coherence
  - Illumination angle, plus angle tolerance
  - Illumination and projection aperture size, and location in the system optical path
  - Illumination overfill of the DMD micromirror array
  - Aberrations present in the illumination source and/or path
  - Aberrations present in the projection path

The specified nominal DMD optical efficiency is based on the following use conditions:

- Visible illumination (400 nm 700 nm)
- Input illumination optical axis oriented at 24° relative to the window normal
- Projection optical axis oriented at 0° relative to the window normal
- f/3.0 illumination aperture
- f/2.4 projection aperture



Based on these use conditions, the nominal DMD optical efficiency results from the following four components:

- Micromirror array fill factor: nominally 92%
- Micromirror array diffraction efficiency: nominally 86%
- Micromirror surface reflectivity: nominally 88%
- Window transmission: nominally 97% (single pass, through two surface transitions)
- (15) Does not account for the effect of micromirror switching duty cycle, which is application dependent. Micromirror switching duty cycle represents the percentage of time that the micromirror is actually reflecting light from the optical illumination path to the optical projection path. This duty cycle depends on the illumination aperture size, the projection aperture size, and the micromirror array update rate.

### 7.13 Window Characteristics

PARAMETER <sup>(1)</sup>	CONDITIONS	MIN	TYP	MAX	UNIT
Window material designation	Corning 7056				
Window refractive index	at wavelength 589 nm		1.487		
Window flatness <sup>(2)</sup>	Per 25 mm			4	fringes
Window aperture	See (3)				
Illumination overfill	Refer to Illumination Overfill				
	At wavelength 405 nm. Applies to 0° and 24° AOI only.	95%			
Window transmittance, single–pass through both surfaces and glass (4)	Minimum within the wavelength range 420 nm to 680 nm. Applies to all angles 0° to 30° AOI.	97%			
anough both canacco and glaco	Average over the wavelength range 420 nm to 680 nm. Applies to all angles 30° to 45° AOI.	97%			

- (1) See Optical Interface and System Image Quality Considerations for more information.
- (2) At a wavelength of 632.8 nm.
- (3) For details regarding the size and location of the window aperture, see the package mechanical characteristics listed in the Mechanical ICD in the *Mechanical, Packaging, and Orderable Information*.
- (4) See the TI application report DLPA031, Wavelength Transmittance Considerations for DLP DMD Window.

## 7.14 Chipset Component Usage Specification

The DLP7000 is a component of one or more DLP chipsets. Reliable function and operation of the DLP7000 requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology is the TI technology and devices for operating or controlling a DLP DMD.



## 8 Detailed Description

#### 8.1 Overview

Optically, the DLP7000 consists of 786,432 highly reflective, digitally switchable, micrometer-sized mirrors ("micromirrors"), organized in a two-dimensional array of 1024 micromirror columns by 768 micromirror rows (Figure 12). Each aluminum micromirror is approximately 13.68 microns in size (see the "Micromirror Pitch" in Figure 12), and is switchable between two discrete angular positions: –12° and +12°. The angular positions are measured relative to a 0° "flat state", which is parallel to the array plane (see Figure 13). The tilt direction is perpendicular to the hinge-axis which is positioned diagonally relative to the overall array. The "On State" landed position is directed towards "Row 0, Column 0" (upper left) corner of the device package (see the "Micromirror Hinge-Axis Orientation" in Figure 12). In the field of visual displays, the 1024 by 768 "pixel" resolution is referred to as "XGA".

Each individual micromirror is positioned over a corresponding CMOS memory cell. The angular position of a specific micromirror is determined by the binary state (logic 0 or 1) of the corresponding CMOS memory cell contents, after the micromirror "clocking pulse" is applied. The angular position (–12° or +12°) of the individual micromirrors changes synchronously with a micromirror "clocking pulse", rather than being synchronous with the CMOS memory cell data update. Therefore, writing a logic 1 into a memory cell followed by a micromirror "clocking pulse" will result in the corresponding micromirror switching to a +12° position. Writing a logic 0 into a memory cell followed by a micromirror "clocking pulse" will result in the corresponding micromirror switching to a -12° position.

Updating the angular position of the micromirror array consists of two steps. First, updating the contents of the CMOS memory. Second, application of a Micromirror Clocking Pulse to all or a portion of the micromirror array (depending upon the configuration of the system). Micromirror Clocking Pulses are generated externally by a DLPA200, with application of the pulses being coordinated by the DLPC410 controller.

Around the perimeter of the 1024 by 768 array of micromirrors is a uniform band of "border" micromirrors. The border micromirrors are not user-addressable. The border micromirrors land in the –12° position once power has been applied to the device. There are 10 border micromirrors on each side of the 1024 by 768 active array.

Figure 8 shows a DLPC410 and DLP7000 Chipset Block Diagram. The DLPC410 and DLPA200 control and coordinate the data loading and micromirror switching for reliable DLP7000 operation. The DLPR410 is the programmed PROM required to properly configure the DLPC410 controller. For more information on the chipset components, see *Application and Implementation*. For a typical system application using the DLPC410 chipset including the DLP7000, see Figure 19.

### 8.2 Functional Block Diagram

Figure 8 is a simplified system block diagram showing the use of the following components:

<ul> <li>DLPC410</li> </ul>	<ul> <li>Xilinx [XC5VLX30] FPGA configured to provide high-speed DMD data and</li> </ul>
	control, and DLPA200 timing and control

- DLPR410 [XCF16PFSG48C] serial flash PROM contains startup configuration information (EEPROM)
- DLPA200 DMD micromirror driver for the DLP7000 DMD
- DLP7000 Spatial Light Modulator (DMD)




Figure 8. DLPC410 and DLP7000 Chipset Block Diagram



### 8.3 Feature Description

### 8.3.1 DLPC410 Chipset DMD Features

Table 1. DLP7000 Overview

DMD	ARRAY	PATTERNS/s	DATA RATE (Gbps)	MIRROR PITCH
DLP7000 - 0.7"XGA	1024 × 768	32552	25.6	13.68 μm

## 8.3.1.1 DLPC410 - Digital Controller for DLP Discovery 4100 Chipset

The DLP7000 chipset includes the DLPC410 controller which provides a high-speed LVDS data and control interface for DMD control. This interface is also connected to a second FPGA used to drive applications (not included in the chipset). The DLPC410 generates DMD and DLPA200 initialization and control signals in response to the inputs on the control interface.

For more information, see the DLPC410 data sheet DLPS024.

#### 8.3.1.2 DLPA200 - DMD Micromirror Driver

DLPA200 micromirror driver provides the micromirror clocking pulse driver functions for the DMD. One DLPA200 is required for DLP7000.

For more information on the DLPA200, see the DLPA200 data sheet DLPS015.

#### 8.3.1.3 DLPR410 - PROM for DLP Discovery 4100 Chipset

The DLPC410 is configured at startup from the serial flash PROM. The contents of this PROM can not be altered. For more information, see the DLPR410 data sheet (DLPS027) and the DLPC410 data sheet (DLPS024).

#### 8.3.1.4 DLP7000 - DLP 0.7 XGA 2xLVDS Type-A DMD

#### 8.3.1.4.1 DLP7000 XGA Chip Set Interfaces

This section will describe the interface between the different components included in the chipset. For more information on component interfacing, see *Application and Implementation*.

#### 8.3.1.4.1.1 DLPC410 Interface Description

## 8.3.1.4.1.1.1 DLPC410 IO

Table 2 describes the inputs and outputs of the DLPC410 to the user. For more details on these signals, see the DLPC410 data sheet (DLPS024).

Table 2. Input/Output Description

PIN NAME	DESCRIPTION	I/O
ARST	Asynchronous active low reset	I
CLKIN_R	Reference clock, 50 MHz	I
DIN_[A,B,C,D](15:0)	LVDS DDR input for data bus A,B,C,D (15:0)	I
DCLKIN[A,B,C,D]	LVDS inputs for data clock (200 - 400 MHz) on bus A, B, C, and D	I
DVALID[A,B,C,D]	LVDS input used to start write sequence for bus A, B, C, and D	I
ROWMD(1:0)	DMD row address and row counter control	I
ROWAD(10:0)	DMD row address pointer	I
BLK_AD(3:0)	DMD mirror block address pointer	I
BLK_MD(1:0)	DMD mirror block reset and clear command modes	I
PWR_FLOAT	Used to float DMD mirrors before complete loss of power	I
DMD_TYPE(3:0)	DMD type in use	0
RST_ACTIVE	Indicates DMD mirror reset in progress	0
INIT_ACTIVE	Initialization in progress.	0



#### Table 2. Input/Output Description (continued)

PIN NAME	DESCRIPTION	I/O
VLED0	System "heartbeat" signal	0
VLED1	Denotes initialization complete	0

#### 8.3.1.4.1.1.2 Initialization

The *INIT\_ACTIVE* (Table 2) signal indicates that the DLP7000, DLPA200, and DLPC410 are in an initialization state after power is applied. During this initialization period, the DLPC410 is initializing the DLP7000 and DLPA200 by setting all internal registers to their correct states. When this signal goes low, the system has completed initialization. System initialization takes approximately 220 ms to complete. Data and command write cycles should not be asserted during the initialization.

During initialization the user must send a training pattern to the DLPC410 on all data and DVALID lines to correctly align the data inputs to the data clock. For more information about the interface training pattern, see the DLPC410 data sheet (DLPS024).

#### 8.3.1.4.1.1.3 DMD Device Detection

The DLPC410 automatically detects the DMD type and device ID. DMD\_TYPE (Table 2) is an output from the DLPC410 that contains the DMD information. Only DMDs sold with the chipset or kit are recognized by the automatic detection function. All other DMDs do not operate with the DLPC410.

#### 8.3.1.4.1.1.4 Power Down

To ensure long term reliability of the DLP7000, a shutdown procedure must be executed. Prior to power removal, assert the PWR\_FLOAT (Table 2) signal and allow approximately 300 µs for the procedure to complete. This procedure assures the mirrors are in a flat state.

#### 8.3.1.4.2 DLPC410 to DMD Interface

## 8.3.1.4.2.1 DLPC410 to DMD IO Description

Table 3 lists the available controls and status pin names and their corresponding signal type, along with a brief functional description.

## Table 3. DLPC410 to DMD I/O Pin Descriptions

PIN NAME	DESCRIPTION	I/O
DDC_DOUT_[A,B,C,D](15:0)	LVDS DDR output to DMD data bus A,B,C,D (15:0)	0
DDC_DCLKOUT_[A,B,C,D]	LVDS output to DMD data clock A,B,C,D	0
DDC_SCTRL_[A,B,C,D]	LVDS DDR output to DMD data control A,B,C,D	0



#### 8.3.1.4.2.2 Data Flow

Figure 9 shows the data traffic through the DLPC410. Special considerations are necessary when laying out the DLPC410 to allow best signal flow.




Figure 9. DLPC410 Data Flow

Two LVDS buses transfer the data from the user to the DLPC410. Each bus has its data clock that is input edge aligned with the data (DCLK). Each bus also has its own validation signal that qualifies the data input to the DLPC410 (DVALID).

Output LVDS buses transfer data from the DLPC410 to the DLP7000. Output buses LVDS A and LVDS B are used as highlighted in Figure 9.

#### 8.3.1.4.3 DLPC410 to DLPA200 Interface

### 8.3.1.4.3.1 DLPA200 Operation

The DLPA200 DMD Micromirror Driver is a mixed-signal Application Specific Integrated Circuit (ASIC) that combines the necessary high-voltage power supply generation and Micromirror Clocking Pulse functions for a family of DMDs. The DLPA200 is programmable and controllable to meet all current and anticipated DMD requirements.

The DLPA200 operates from a 12-V power supply input. For more detailed information on the DLPA200, see the DLPA200 data sheet.

### 8.3.1.4.3.2 DLPC410 to DLPA200 IO Description

The Serial Communications Port (SCP) is a full duplex, synchronous, character-oriented (byte) port that allows exchange of commands from the DLPC410 to the DLPA200. One SCP bus is used for the DLP7000.

Copyright © 2012–2019, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 10. Serial Port System Configuration

There are five signal lines associated with the SCP bus: SCPEN, SCPCK, SCPDI, SCPDO, and IRQ.

Table 4 lists the available controls and status pin names and their corresponding signal type, along with a brief functional description.

1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
PIN NAME	DESCRIPTION	I/O	
A_SCPEN	Active low chip select for DLPA200 serial bus	0	
A_STROBE	DLPA200 control signal strobe	0	
A_MODE(1:0)	DLPA200 mode control	0	
A_SEL(1:0)	DLPA200 select control	0	
A_ADDR(3:0)	DLPA200 address control	0	
B_SCPEN	Active low chip select for DLPA200 serial bus (2)	0	
B_STROBE	DLPA200 control signal strobe (2)	0	
B_MODE(1:0)	DLPA200 mode control	0	
B_SEL(1:0)	DLPA200 select control	0	
B_ADDR(3:0)	DLPA200 address control	0	

Table 4. DLPC410 to DLPA200 I/O Pin Descriptions

The DLPA200 provides a variety of output options to the DMD by selecting logic control inputs: MODE[1:0], SEL[1:0] and reset group address A[3:0] (Table 4). The MODE[1:0] input determines whether a single output, two outputs, four outputs, or all outputs, will be selected. Output levels (VBIAS, VOFFSET, or VRESET) are selected by SEL[1:0] pins. Selected outputs are tri-stated on the rising edge of the STROBE signal and latched to the selected voltage level after a break-before-make delay. Outputs will remain latched at the last Micromirror Clocking Pulse waveform level until the next Micromirror Clocking Pulse waveform cycle.

#### 8.3.1.4.4 DLPA200 to DLP7000 Interface

### 8.3.1.4.4.1 DLPA200 to DLP7000 Interface Overview

The DLPA200 generates three voltages: VBIAS, VRESET, and VOFFSET that are supplied to the DMD MBRST lines in various sequences through the Micromirror Clocking Pulse driver function. VOFFSET is also supplied directly to the DMD as DMDVCC2. A fourth DMD power supply, DMDVCC, is supplied directly to the DMD by regulators.

The function of the Micromirror Clocking Pulse driver is to switch selected outputs in patterns between the three voltage levels (VBIAS, VRESET and VOFFSET) to generate one of several Micromirror Clocking Pulse waveforms. The order of these Micromirror Clocking Pulse waveform events is controlled externally by the logic control inputs and timed by the STROBE signal. DLPC410 automatically detects the DMD type and then uses the DMD type to determine the appropriate Micromirror Clocking Pulse waveform.



A direct Micromirror Clocking Pulse operation causes a mirror to transition directly from one latched state to the next. The address must already be set up on the mirror electrodes when the Micromirror Clocking Pulse is initiated. Where the desired mirror display period does not allow for time to set up the address, a Micromirror Clocking Pulse with release can be performed. This operation allows the mirror to go to a relaxed state regardless of the address while a new address is set up, after which the mirror can be driven to a new latched state.

A mirror in the relaxed state typically reflects light into a system collection aperture and can be thought of as "off" although the light is likely to be more than a mirror latched in the "off" state. System designers should carefully evaluate the impact of relaxed mirror conditions on optical performance.

#### 8.3.1.5 Measurement Conditions

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. Figure 11 shows an equivalent test load circuit for the output under test. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving. All rise and fall transition timing parameters are referenced to  $V_{IL}$  MAX and  $V_{IH}$  MIN for input clocks,  $V_{OL}$  MAX and  $V_{OH}$  MIN for output clocks.




Figure 11. Test Load Circuit for AC Timing Measurements






Figure 12. DMD Micromirror Array, Pitch, and Hinge-Axis Orientation

Submit Documentation Feedback






Figure 13. Micromirror Landed Positions and Light Paths

#### 8.4 Device Functional Modes

#### 8.4.1 DMD Operation

The DLP7000 has only one functional mode, it is set to be highly optimized for low latency and high speed in generating mirror clocking pulses and timings.

When operated with the DLPC410 controller in conjunction with the DLPA200 driver, the DLP7000 can be operated in several display modes. The DLP7000 is loaded as 16 blocks of 48 rows each. Figure 14, Figure 15, Figure 16, and Figure 17 show how the image is loaded by the different Micromirror Clocking Pulse modes.

There are four Micromirror Clocking Pulse modes that determine which blocks are "reset" when a Micromirror Clocking Pulse command is issued:

- Single block mode
- · Dual block mode
- Quad block mode
- Global mode

## 8.4.1.1 Single Block Mode

In single block mode, a single block can be loaded and reset in any order. After a block is loaded, it can be reset to transfer the information to the mechanical state of the mirrors.




Figure 14. Single Block Mode Diagram

### 8.4.1.2 Dual Block Mode

In dual block mode, reset blocks are paired together as follows (0-1), (2-3), (4-5) . . . (14-15). These pairs can be reset in any order. After data is loaded a pair can be reset to transfer the information to the mechanical state of the mirrors.




Figure 15. Dual Block Mode Diagram



## **Device Functional Modes (continued)**

### 8.4.1.3 Quad Block Mode

In quad block mode, reset blocks are grouped together in fours as follows (0-3), (4-7), (8-11) and (12-15). Each quad group can be randomly addressed and reset. After a quad group is loaded, it can be reset to transfer the information to the mechanical state of the mirrors.




Figure 16. Quad Block Mode Diagram

#### 8.4.1.4 Global Mode

In global mode, all reset blocks are grouped into a single group and reset together. The entire DMD must be loaded with the desired data before issuing a Global Reset to transfer the information to the mechanical state of the mirrors.




Figure 17. Global Mode Diagram

Product Folder Links: DLP7000

Copyright © 2012-2019, Texas Instruments Incorporated



## 8.5 Optical Interface and System Image Quality Considerations

#### **NOTE**

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously.

### 8.5.1 Optical Interface and System Image Quality

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. Optimizing system optical performance and image quality strongly relate to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

### 8.5.2 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device mirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The mirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the mirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle, objectionable artifacts in the display's border and/or active area could occur.

## 8.5.3 Pupil Match

TI recommends the exit pupil of the illumination is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display's border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

#### 8.5.4 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system should be designed to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system's optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

Product Folder Links: *DLP*7000

Copyright © 2012-2019, Texas Instruments Incorporated



## 8.6 Micromirror Array Temperature Calculation

Achieving optimal DMD performance requires proper management of the maximum DMD case temperature, the maximum temperature of any individual micromirror in the active array, the maximum temperature of the window aperture, and the temperature gradient between case temperature and the predicted micromirror array temperature. (see Figure 18).

See the Recommended Operating Conditions for applicable temperature limits.

#### 8.6.1 Package Thermal Resistance

The DMD is designed to conduct absorbed and dissipated heat to the back of the Type A package where it can be removed by an appropriate heat sink. The heat sink and cooling system must be capable of maintaining the package within the specified operational temperatures, refer to Figure 18. The total heat load on the DMD is typically driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array.

#### 8.6.2 Case Temperature

The temperature of the DMD case can be measured directly. For consistency, thermal test points TP1, TP2, and TP3 are defined, as shown in Figure 18.




Figure 18. Thermal Test Point Location



## **Micromirror Array Temperature Calculation (continued)**

# 8.6.3 Micromirror Array Temperature Calculation - Lumens Based (typically used for display applications)

Micromirror array temperature cannot be measured directly; therefore, it must be computed analytically from:

- the measurement points (Figure 18)
- the package thermal resistance
- · the electrical power
- the illumination heat load

The relationship between micromirror array temperature and the reference ceramic temperature (thermal test point TP1 in Figure 18) is provided by the following equations:

$$\begin{split} T_{ARRAY} &= T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC}) \\ Q_{ARRAY} &= Q_{ELECTRICAL} + Q_{ILLUMINATION} \end{split}$$

#### where

- T<sub>ARRAY</sub> = computed array temperature (°C)
- T<sub>CERAMIC</sub> = measured ceramic temperature (°C) (TP1 location)
- R<sub>ARRAY-TO-CERAMIC</sub> = thermal resistance of DMD package (specified in Thermal Information) from array to ceramic TP1 (°C/W)
- Q<sub>ARRAY</sub> = total power (electrical + absorbed) on the array (Watts)
- Q<sub>ELECTRICAL</sub> = nominal electrical power (Watts)
- $Q_{ILLUMINATION} = (C_{L2W} \times SL)$  (Watts)
- C<sub>L2W</sub> = conversion constant for screen lumens to power on DMD (Watts/lumen)
- SL = measured screen lumens

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 4.4 Watts. The absorbed power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The conversion constant  $C_{L2W}$  is based on the DMD input illumination characteristics. It assumes a spectral efficiency of 300 lumens/Watt for the projected light and an illumination distribution of 83.7% on the active array and 16.3% on the array border. The equations shown above are valid for a system with a total projection efficiency through the projection lens from the DMD to the projection surface of 87%.

Sample calculation for typical application:

- T<sub>Ceramic</sub> = 55°C (measured)
- SL = 2000 lm (measured)
- Q<sub>ELECTRICAL</sub> = 2.0 Watts
- R<sub>ARRAY-TO-CERAMIC</sub> = 0.9 °C/W
- $C_{L2W} = 0.00274 \text{ W/Im}$
- $Q_{ARRAY} = 2.0 + (0.00274 \text{ W/Im} \times 2000 \text{ Im}) = 7.48 \text{ W}$
- $T_{ARRAY} = 55^{\circ}C + (7.48 \text{ W x } 0.9 \text{ °C}) = 61.7 \text{ °C}$



## **Micromirror Array Temperature Calculation (continued)**

#### 8.6.4 Micromirror Array Temperature Calculation - Power Density Based

Micromirror array temperature cannot be measured directly; therefore, it must be computed analytically from:

- the measurement points (Figure 18)
- · the package thermal resistance
- the electrical power
- the illumination heat load

The relationship between array temperature and the reference ceramic temperature (thermal test point TP1 in Figure 18) is provided by the following equations:

$$\begin{split} T_{ARRAY} &= T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC}) \\ Q_{ARRAY} &= Q_{ELECTRICAL} + (0.42 \times Q_{INCIDENT}) \end{split}$$

#### where

- T<sub>ARRAY</sub> = computed array temperature (°C)
- T<sub>CERAMIC</sub> = measured ceramic temperature (°C) (TP1 location)
- R<sub>ARRAY-TO-CERAMIC</sub> = thermal resistance of DMD package (specified in Thermal Information) from array to ceramic TP1 (°C/W)
- Q<sub>ARRAY</sub> = total power (electrical + absorbed) on the array (Watts)
- Q<sub>ELECTRICAL</sub> = nominal electrical power (Watts)
- Q<sub>INCIDENT</sub> = total incident optical power on DMD (Watts)

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 4.4 watts. The absorbed power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The equations shown above are valid for each DMD chip in a system. It assumes an illumination distribution of 83.7% on the active array and 16.3% on the array border.

Sample Calculation for each DMD in a system with a measured illumination power density:

- T<sub>Ceramic</sub> = 20°C (measured)
- ILL<sub>DENSITY</sub> = 11 Watts per cm<sup>2</sup> (optical power on DMD per unit area) (measured)
- Overfill = 16.3% (optical design)
- Q<sub>ELECTRICAL</sub> = 2.0 Watts
- R<sub>ARRAY-TO-CERAMIC</sub> = 0.9 °C/W
- Area of array = ( 1.4008 cm x 1.0506 cm ) = 1.4717 cm<sup>2</sup>
- $ILL_{ARFA} = 1.4717 \text{ cm}^2 / (83.7\%) = 1.7583 \text{ cm}^2$
- $Q_{INCIDENT} = 11 \text{ W/cm}^2 \text{ x } 1.7583 \text{ cm}^2 = 19.34 \text{ W}$
- $Q_{ARRAY} = 2.0 \text{ W} + (0.42 \text{ x} 19.34 \text{ W}) = 10.12 \text{ W}$
- T<sub>ARRAY</sub> = 20°C + (10.12 W x 0.9 °C) = 29.11 °C

## 8.7 Micromirror Landed-On/Landed-Off Duty Cycle

#### 8.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the On–state versus the amount of time the same micromirror is landed in the Off–state.

As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the On-state 100% of the time (and in the Off-state 0% of the time); whereas 0/100 would indicate that the pixel is in the Off-state 100% of the time. Likewise, 50/50 indicates that the pixel is On 50% of the time and Off 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (On or Off), the two numbers (percentages) always add to 100.



### Micromirror Landed-On/Landed-Off Duty Cycle (continued)

### 8.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

## 8.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD Temperature and Landed Duty Cycle interact to affect the DMD's usable life, and this interaction can be exploited to reduce the impact that an asymmetrical Landed Duty Cycle has on the DMD's usable life. This is quantified in the de-rating curve shown in Figure 1. The importance of this curve is that:

- · All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the
  usable life).

In practice, this curve specifies the Maximum Operating DMD Temperature that the DMD should be operated at for a give long-term average Landed Duty Cycle.

### 8.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the Landed Duty Cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel will experience a 100/0 Landed Duty Cycle during that time period. Likewise, when displaying pure-black, the pixel will experience a 0/100 Landed Duty Cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the Landed Duty Cycle tracks one-to-one with the gray scale value, as shown in Table 5.

**GRAYSCALE VALUE LANDED DUTY CYCLE** 0% 0/100 10% 10/90 20% 20/80 30% 30/70 40% 40/60 50% 50/50 60% 60/40 70% 70/30 80% 80/20 90/10 90% 100% 100/0

Table 5. Gravscale Value and Landed Duty Cycle

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the landed duty cycle of a given pixel can be calculated as follows:

Landed Duty Cycle = (Red\_Cycle\_% x Red\_Scale\_Value) + (Green\_Cycle\_% x Green\_Scale\_Value) + (Blue\_Cycle\_%



x Blue\_Scale\_Value)

#### where

 Red\_Cycle\_%, Green\_Cycle\_%, and Blue\_Cycle\_%, represent the percentage of the frame time that Red, Green, and Blue are displayed (respectively) to achieve the desired white point.

For example, assume that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the Landed Duty Cycle for various combinations of red, green, blue color intensities would be as shown in Table 6.

Table 6. Example Landed Duty Cycle for Full-Color

RED CYCLE PERCENTAGE 50%	GREEN CYCLE PERCENTAGE 20%	BLUE CYCLE PERCENTAGE 30%	LANDED DUTY CYCLE	
RED SCALE VALUE	GREEN SCALE VALUE	BLUE SCALE VALUE		
0%	0%	0%	0/100	
100%	0%	0%	50/50	
0%	100%	0%	20/80	
0%	0%	100%	30/70	
12%	0%	0%	6/94	
0%	35%	0%	7/93	
0%	0%	60%	18/82	
100%	100%	0%	70/30	
0%	100%	100%	50/50	
100%	0%	100%	80/20	
12%	35%	0%	13/87	
0%	35%	60%	25/75	
12%	0%	60%	24/76	
100%	100%	100%	100/0	



## 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The DLP7000 devices require they be coupled with the DLPC410 controller to provide a reliable solution for many different applications. The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the DLPC410. Applications of interest include 3D measurement systems, lithography, medical systems, and compressive sensing.



## 9.2 Typical Application

A typical embedded system application using the DLPC410 controller and DLP7000 is shown in Figure 19. In this configuration, the DLPC410 controller supports input from an FPGA. The FPGA sends low-level data to the controller, enabling the system to be highly optimized for low latency and high speed.




Figure 19. DLPC410 and DLP7000 Embedded Example Block Diagram

Copyright © 2012–2019, Texas Instruments Incorporated

Submit Documentation Feedback



### 9.2.1 Design Requirements

All applications using the DLP7000 XGA chipset require both the controller and the DMD components for operation. The system also requires an external parallel flash memory device loaded with the DLPC410 Configuration and Support Firmware. The chipset has several system interfaces and requires some support circuitry. The following interfaces and support circuitry are required:

- DLPC410 System Interfaces:
  - Control Interface
  - Trigger Interface
  - Input Data Interface
  - Illumination Interface
  - Reference Clock
- DLP7000 Interfaces:
  - DLPC410 to DLP7000 Digital Data
  - DLPC410 to DLP7000 Control Interface
  - DLPC410 to DLP7000 Micromirror Reset Control Interface
  - DLPC410 to DLPA200 Micromirror Driver
  - DLPA200 to DLP7000 Micromirror Reset

### 9.2.2 Device Description

The DLP7000 XGA chipset offers developers a convenient way to design a wide variety of industrial, medical, telecom and advanced display applications by delivering maximum flexibility in formatting data, sequencing data, and light patterns.

The DLP7000 XGA chipset includes the following four components: DMD Digital Controller (DLPC410), EEPROM (DLPR410), DMD Micromirror Driver (DLPA200), and a DMD (DLP7000).

### DLPC410 Digital Controller for DLP Discovery 4100 chipset

- Provides high speed LVDS data and control interface to the DLP7000.
- Drives mirror clocking pulse and timing information to the DLPA200.
- Supports random row addressing.

## **DLPR410** PROM for DLP Discovery 4100 chipset

Contains startup configuration information for the DLPC410.

#### **DLPA200** DMD Micromirror Driver

• Generates Micromirror Clocking Pulse control (sometimes referred to as a "Reset") of DMD mirrors.

### DLP7000 DLP 0.7 XGA 2xLVDS Type-A DMD

• Steers light in two digital positions (+12° and -12°) using 1024 x 768 micromirror array of aluminum mirrors.

Table 7. DLPC410 Chipset Configuration for 0.7 XGA Chipset

QUANTITY	TI PART	DESCRIPTION
1	DLP7000	DLP 0.7 XGA 2xLVDS Type-A DMD
1	DLPC410	Digital Controller for DLP Discovery 4100 chipset
1	DLPR410	PROM for DLP Discovery 4100 chipset
1	DLPA200	DMD Micromirror Driver



Reliable function and operation of DLP7000 XGA chipsets require the components be used in conjunction with each other. This document describes the proper integration and use of the DLP7000 XGA chipset components.

The DLP7000 XGA chipset can be combined with a user programmable Application FPGA (not included) to create high performance systems.

### 9.2.3 Detailed Design Procedure

The DLP7000 DMD is well suited for visible light applications requiring fast, spatially programmable light patterns using the micromirror array. See the *Functional Block Diagram* to see the connections between the DLP7000 DMD, the DLPC410 digital controller, the DLPR410 EEPROM, and the DLPA200 DMD micromirror drivers. See the Figure 19 for an application example. Follow the *Layout Guidelines* for reliability.



## 10 Power Supply Recommendations

### 10.1 DMD Power-Up and Power-Down Procedures

Repeated failure to adhere to the prescribed power-up and power-down procedures may affect device reliability. The DLP7000 power-up and power-down procedures are defined by the DLPC410 data sheet (DLPS024). These procedures must be followed to ensure reliable operation of the device.

## 11 Layout

### 11.1 Layout Guidelines

The DLP7000 is part of a chipset that is controlled by the DLPC410 in conjunction with the DLPA200. These guidelines are targeted at designing a PCB board with these components.

A target impedance of 50  $\Omega$  for single ended signals and 100  $\Omega$  between LVDS signals is specified for all signal layers.

### 11.1.1 Impedance Requirements

Signals should be routed to have a matched impedance of 50  $\Omega$  ±10% except for LVDS differential pairs (DMD\_DAT\_Xnn, DMD\_DCKL\_Xn, and DMD\_SCTRL\_Xn), which should be matched to 100  $\Omega$  ±10% across each pair.

### 11.1.2 PCB Signal Routing

When designing a PCB for the DLP7000 controlled by the DLPC410 in conjunction with the DLPA200, the following are recommended:

Signal trace corners should be no sharper than 45°. Adjacent signal layers should have the predominate traces routed orthogonal to each other. TI recommends that critical signals be hand routed in the following order: DDR2 Memory, DMD (LVDS signals), then DLPA200 signals.

TI does not recommend signal routing on power or ground planes.

TI does not recommend ground plane slots.

High speed signal traces should not cross over slots in adjacent power and/or ground planes.

#### **Table 8. Important Signal Trace Constraints**

SIGNAL	CONSTRAINTS
LVDS (DMD_DAT_xnn, DMD_DCKL_xn, and DMD_SCTRL_xn)	P-to-N data, clock, and SCTRL: <10 mils (0.25 mm); Pair-to-pair <10 mils (0.25 mm); Bundle-to-bundle <2000 mils (50 mm, for example DMD_DAT_Ann to DMD_DAT_Bnn)  Trace width: 4 mil (0.1 mm)  Trace spacing: In ball field – 4 mil (0.11 mm); PCB etch – 14 mil (0.36 mm)  Maximum recommended trace length <6 inches (150 mm)

#### Table 9. Power Trace Widths and Spacing

SIGNAL NAME	MINIMUM TRACE WIDTH	MINIMUM TRACE SPACING	LAYOUT REQUIREMENTS		
GND	Maximize	5 mil (0.13 mm)	Maximize trace width to connecting pin as a minimum		
VCC, VCC2	20 mil (0.51 mm)	10 mil (0.25 mm)			
MBRST[15:0]	11 mil (0.23 mm)	15 mil (0.38 mm)			

### 11.1.3 DMD Interface

The digital interface from the DLPC410 to the DMD are LVDS signals that run at clock rates up to 400 MHz. Data is clocked into the DMD on both the rising and falling edge of the clock, so the data rate is 800 MHz. The LVDS signals should have 100  $\Omega$  differential impedance. The differential signals should be matched but kept as short as possible. Parallel termination at the LVDS receiver is in the DMD; therefore, on board termination is not necessary.



### 11.1.3.1 Trace Length Matching

The DLPC410 DMD data signals require precise length matching. Differential signals should have impedance of  $100\Omega$  (with 5% tolerance). It is important that the propagation delays are matched. The maximum differential pair uncoupled length is 100 mils with a relative propagation delay of ±25 mil between the p and n. Matching all signals exactly will maximize the channel margin. The signal path through all boards, flex cables and internal DMD routing must be considered in this calculation.

#### 11.1.4 DLP7000 Decoupling

General decoupling capacitors for the DLP7000 should be distributed around the PCB and placed to minimize the distance from IC voltage and ground pads. Each decoupling capacitor (0.1 µF recommended) should have vias directly to the ground and power planes. Via sharing between components (discreet or integrated) is discouraged. The power and ground pads of the DLP7000 should be tied to the voltage and ground planes with their own vias.

### 11.1.4.1 Decoupling Capacitors

Decoupling capacitors should be placed to minimize the distance from the decoupling capacitor to the supply and ground pin of the component. It is recommended that the placement of and routing for the decoupling capacitors meet the following guidelines:

- The supply voltage pin of the capacitor should be located close to the device supply voltage pin(s). The decoupling capacitor should have vias to ground and voltage planes. The device can be connected directly to the decoupling capacitor (no via) if the trace length is less than 0.1 inch. Otherwise, the component should be tied to the voltage or ground plane through separate vias.
- The trace lengths of the voltage and ground connections for decoupling capacitors and components should be less than 0.1 inch to minimize inductance.
- The trace width of the power and ground connection to decoupling capacitors and components should be as wide as possible to minimize inductance.
- Connecting decoupling capacitors to ground and power planes through multiple vias can reduce inductance and improve noise performance.
- Decoupling performance can be improved by utilizing low ESR and low ESL capacitors.

#### 11.1.5 VCC and VCC2

The VCC pins of the DMD should be connected directly to the DMD VCC plane. Decoupling for the VCC should be distributed around the DMD and placed to minimize the distance from the voltage and ground pads. Each decoupling capacitor should have vias directly connected to the ground and power planes. The VCC and GND pads of the DMD should be tied to the VCC and ground planes with their own vias.

The VCC2 voltage can be routed to the DMD as a trace. Decoupling capacitors should be placed to minimize the distance from the DMD's VCC2 and ground pads. Using wide etch from the decoupling capacitors to the DMD connection will reduce inductance and improve decoupling performance.

#### 11.1.6 DMD Layout

See the respective sections in this data sheet for package dimensions, timing and pin out information.

#### 11.1.7 DLPA200

The DLPA200 generates the micromirror clocking pulses for the DMD. The DMD-drive outputs from the DLPA200 (MBRST[15:0] should be routed with minimum trace width of 11 mil and a minimum spacing of 15 mil. The VCC and VCC2 traces from the output capacitors to the DLPA200 should also be routed with a minimum trace width and spacing of 11 mil and 15 mil, respectively. See the DLPA200 customer data sheet for mechanical package and layout information.

## 11.2 Layout Example

For LVDS (and other differential signal) pairs and groups, it is important to match trace lengths. In the area of the dashed lines, Figure 20 shows correct matching of signal pair lengths with serpentine sections to maintain the correct impedance.



# **Layout Example (continued)**




Figure 20. Mitering LVDS Traces to Match Lengths

Submit Documentation Feedback

Copyright © 2012–2019, Texas Instruments Incorporated



## 12 Device and Documentation Support

## 12.1 Device Support

#### 12.1.1 Device Nomenclature

Figure 21 provides a legend of reading the complete device name for any DLP device.




Figure 21. Device Nomenclature

### 12.1.2 Device Marking

The device marking consists of the fields shown in Figure 22.




Figure 22. Device Marking

## 12.2 Documentation Support

#### 12.2.1 Related Documents

The following documents contain additional information related to the use of the DLP7000 device:

- DLPC410 Digital Controller for DLP Discovery 4100 chipset data sheet, DLPS024
- DLPA200 DMD Micromirror Driver data sheet, DLPS015
- DLPR410 PROM for DLP Discovery 4100 chipset data sheet, DLPS027



#### 12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 10. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
DLP7000	Click here	Click here	Click here	Click here	Click here
DLPA200	Click here	Click here	Click here	Click here	Click here
DLPC410	Click here	Click here	Click here	Click here	Click here
DLPR410	Click here	Click here	Click here	Click here	Click here

### 12.4 Trademarks

Discovery is a trademark of Texas Instruments. DLP is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 24-Nov-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DLP7000BFLP	ACTIVE	CLGA	FLP	203	18	RoHS & Green	NI-PD-AU	N / A for Pkg Type	10 to 65		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".


RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.


**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.









## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated