# IRL540S, SiHL540S

**Vishay Siliconix** 



D<sup>2</sup>PAK (TO-263)

**PRODUCT SUMMARY** 

V<sub>DS</sub> (V)

R<sub>DS(on)</sub> (Ω)

Q<sub>qs</sub> (nC)

Q<sub>gd</sub> (nC)

Q<sub>q</sub> max. (nC)

Configuration

# Power MOSFET

S

N-Channel MOSFET

100

64

9.4

27

Single

 $V_{GS} = 5 V$ 

0.077



- Surface-mount
- Available in tape and reel
- Dynamic dv/dt rating
- Repetitive avalanche rated
- Logic-level gate drive
- R<sub>DS(on)</sub> specified at V<sub>GS</sub> = 4 V and 5 V
- 175 °C operating temperature
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

#### Note

This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

### DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D<sup>2</sup>PAK (TO-263) is a surface-mount power package capable of accommodating die size up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface-mount package. The D<sup>2</sup>PAK (TO-263) is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface-mount application.

ORDERING INFORMATION						
Package	D <sup>2</sup> PAK (TO-263)	D <sup>2</sup> PAK (TO-263)				
Lead (Pb)-free and halogen-free	SiHL540S-GE3	SiHL540STRL-GE3 <sup>a</sup>				
Lead (Pb)-free	IRL540SPbF	IRL540STRLPbF <sup>a</sup>				

Note

a. See device orientation


PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-source voltage	V <sub>DS</sub>	100			
Gate-source voltage	V <sub>GS</sub>	± 10	- V		
Continuous drain surrent	V at E V	$T_{C} = 25 \text{ °C}$ $T_{C} = 100 \text{ °C}$	- I <sub>D</sub>	28	
Continuous drain current	V <sub>GS</sub> at 5 V			20	А
Pulsed drain current <sup>a</sup>			I <sub>DM</sub>	110	
Linear derating factor			1.0	M//8C	
Linear derating factor (PCB mount) e	-	0.025	W/°C		
Single pulse avalanche energy <sup>b</sup>		E <sub>AS</sub>	440	mJ	
Avalanche current <sup>a</sup>		I <sub>AR</sub>	28	A	
Repetitive avalanche energy <sup>a</sup>		E <sub>AR</sub>	15	mJ	
Maximum power dissipation	P	150	w		
Maximum power dissipation (PCB mount) e	PD	3.7	vv		
Peak diode recovery dv/dt c	dv/dt	5.5	V/ns		
Operating junction and storage temperature range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	*0		
Soldering recommendations (peak temperature) d	For	10 s		300	°C

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11) b.  $V_{DD} = 25$  V, starting  $T_J = 25$  °C, L = 841 µH,  $R_g = 25 \Omega$ ,  $I_{AS} = 28$  A (see fig. 12) c.  $I_{SD} \le 28$  A, di/dt  $\le 170$  A/µs,  $V_{DD} \le V_{DS}$ ,  $T_J \le 175$  °C d. 1.6 mm from case

When mounted on 1" square PCB (FR-4 or G-10 material) e.

S20-0684-Rev. D, 07-Sep-2020









THERMAL RESISTANCE RATINGS							
PARAMETER	SYMBOL	TYP.	MAX.	UNIT			
Maximum junction-to-ambient	R <sub>thJA</sub>	-	62				
Maximum junction-to-ambient (PCB mount) <sup>a</sup>	R <sub>thJA</sub>	-	40	°C/W			
Maximum junction-to-case (drain)	R <sub>thJC</sub>	-	1.0				

#### Note

a. When mounted on 1" square PCB (FR-4 or G-10 material)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static		-					<b>I</b>
Drain-source breakdown voltage	V <sub>DS</sub>	V <sub>GS</sub>	= 0, I <sub>D</sub> = 250 μA	100	-	-	V
V <sub>DS</sub> temperature coefficient	$\Delta V_{DS}/T_J$	Referenc	Reference to 25 °C, $I_D = 1 \text{ mA}$		0.12	-	V/°C
Gate-source threshold voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$		-	2.0	V
Gate-source leakage	I <sub>GSS</sub>	$V_{GS} = \pm 10 V$		-	-	± 100	nA
Zara gata valtaga drain aurrant	I <sub>DSS</sub>	$V_{DS} = 100 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	-	25	
Zero gate voltage drain current		V <sub>DS</sub> = 80 V	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 150 °C			250	μA
Drain acuras en state registence	Р	$V_{GS} = 5 V$	I <sub>D</sub> = 17 A <sup>b</sup>	-	-	0.077	Ω
Drain-source on-state resistance	R <sub>DS(on)</sub>	$V_{GS} = 4 V$	I <sub>D</sub> = 14 A <sup>b</sup>	-	-	0.11	<u>Ω</u>
Forward transconductance	<b>g</b> <sub>fs</sub>	V <sub>DS</sub> =	= 50 V, I <sub>D</sub> = 17 A <sup>b</sup>	12	-	-	S
Dynamic							
Input capacitance	C <sub>iss</sub>		$V_{GS} = 0 V,$	-	2200	-	
Output capacitance	C <sub>oss</sub>		$V_{DS} = 25 V,$	-	560	-	pF
Reverse transfer capacitance	C <sub>rss</sub>	f = 1.	0 MHz, see fig. 5	-	140	-	
Total gate charge	Qg			-	-	64	
Gate-source charge	$Q_gs$	$V_{GS} = 5 V$	$I_D = 28 \text{ A}, V_{DS} = 80 \text{ V},$ see fig. 6 and 13 <sup>b</sup>	-	-	9.4	nC
Gate-drain charge	$Q_gd$			-	-	27	
Turn-on delay time	t <sub>d(on)</sub>			-	8.5	-	
Rise time	t <sub>r</sub>	V <sub>DD</sub> :	= 50 V, I <sub>D</sub> = 28 A,	-	170	-	ns
Turn-off delay time	t <sub>d(off)</sub>	$R_g = 9.0 \Omega$ ,	$R_D = 1.7 \Omega$ , see fig. 10 <sup>b</sup>	-	35	-	
Fall time	t <sub>f</sub>			-	80	-	
Internal drain inductance	L <sub>D</sub>	6 mm (0.25") f	Between lead, 6 mm (0.25") from		4.5	-	nH
Internal source inductance	L <sub>S</sub>	die contact		-	7.5	-	
Drain-Source Body Diode Characteristic	s						
Continuous source-drain diode current	۱ <sub>S</sub>	MOSFET sym showing the	MOSFET symbol showing the integral reverse p - n junction diode		-	28	
Pulsed diode forward current <sup>a</sup>	I <sub>SM</sub>	0			-	110	A
Body diode voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C	, $I_{\rm S}$ = 28 A, $V_{\rm GS}$ = 0 V <sup>b</sup>	-	-	2.5	V
Body diode reverse recovery time	t <sub>rr</sub>			-	200	260	ns
Body diode reverse recovery charge	Q <sub>rr</sub>	$T_{\rm J} = 25 ^{\circ}{\rm C},  I_{\rm F}$	= 28 A, di/dt = 100 A/µs <sup>b</sup>	-	1.7	2.9	μC
Forward turn-on time	t <sub>on</sub>	Intrincia tu	rn-on time is negligible (turn	l 		-	<u> </u>

### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. Pulse width  $\leq$  300 µs; duty cycle  $\leq$  2 %

2





**Vishay Siliconix** 

### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T<sub>C</sub> = 25 °C





Fig. 2 - Typical Output Characteristics, T<sub>C</sub> = 175 °C



2.0

1.5

1.0

0.5

0.0

-60 -40 -20

(Normalized)

Fig. 4 - Normalized On-Resistance vs. Temperature

T<sub>J</sub>, Junction Temperature (°C)

0 20 40 60 80 100 120 140 160 190

 $V_{GS} = 5V$ 






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage

Vishay Siliconix




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area

4

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



### **Vishay Siliconix**




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

S20-0684-Rev. D, 07-Sep-2020


Document Number: 90386

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

# IRL540S, SiHL540S



### Vishay Siliconix








Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit


6

# IRL540S, SiHL540S





#### Peak Diode Recovery dV/dt Test Circuit



a.  $V_{GS} = 5 V$  for logic level devices

#### Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?90386">www.vishay.com/ppg?90386</a>.

H

A1

B

Gauge plane

L3

Detail "A" Rotated 90° CW scale 8:1

0° to 8° **Vishay Siliconix** 

Seating plane

### **TO-263AB (HIGH VOLTAGE)**

/3 ⁄4 A

н

∕₅∖

Detail A

(Datum A)

D

 $\underline{4}$ 11

	2	-	Y 2 x b2 2 x b ⊕ 0.010 @ A(	■ ating 5 b1, b b1, b b1, b c) c) c) c) c) c) c) c) c) c)	$\begin{array}{c} c_{1} \\ c_{1} \\ c_{2} \\ c_{3} \\ c_{4} \\ c_{5} \\ c_{7} \\$	<b>a</b> - 1		Ū.	1 <u>4</u>		
	MILLIN	IETERS	INCHES				MILLIN	MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MAX.	
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-	
				0.010		-		10.07	0.000	0.420	
A1	0.00	0.25	0.000	0.010		E	9.65	10.67	0.380	0.120	
A1 b	0.00 0.51	0.25 0.99	0.000	0.010		E1	9.65 6.22	- 10.67	0.380	-	
							6.22	- 10.67 - BSC	0.245	- BSC	
b	0.51	0.99	0.020	0.039		E1	6.22	-	0.245	-	
b b1	0.51 0.51	0.99 0.89	0.020 0.020	0.039 0.035		E1 e	6.22 2.54	- BSC	0.245	- ) BSC	
b b1 b2	0.51 0.51 1.14	0.99 0.89 1.78	0.020 0.020 0.045	0.039 0.035 0.070		E1 e H	6.22 2.54 14.61	- BSC 15.88	0.245 0.100 0.575	- ) BSC 0.625	
b b1 b2 b3	0.51 0.51 1.14 1.14	0.99 0.89 1.78 1.73	0.020 0.020 0.045 0.045	0.039 0.035 0.070 0.068		E1 e H L	6.22 2.54 14.61 1.78	- BSC 15.88 2.79	0.245 0.100 0.575 0.070	- 0 BSC 0.625 0.110	
b b1 b2 b3 c	0.51 0.51 1.14 1.14 0.38	0.99 0.89 1.78 1.73 0.74	0.020 0.020 0.045 0.045 0.015	0.039 0.035 0.070 0.068 0.029		E1 e H L L1	6.22 2.54 14.61 1.78 - -	- BSC 15.88 2.79 1.65	0.245 0.100 0.575 0.070 - -	- 0 BSC 0.625 0.110 0.066	
b b1 b2 b3 c c1	0.51 0.51 1.14 1.14 0.38 0.38	0.99 0.89 1.78 1.73 0.74 0.58	0.020 0.020 0.045 0.045 0.015 0.015	0.039 0.035 0.070 0.068 0.029 0.023		E1 e H L L1 L2	6.22 2.54 14.61 1.78 - -	- BSC 15.88 2.79 1.65 1.78	0.245 0.100 0.575 0.070 - -	- 0 BSC 0.625 0.110 0.066 0.070	

Α

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Dimensions are shown in millimeters (inches).

3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.

4. Thermal PAD contour optional within dimension E, L1, D1 and E1.

5. Dimension b1 and c1 apply to base metal only.

6. Datum A and B to be determined at datum plane H.

7. Outline conforms to JEDEC outline to TO-263AB.



www.vishay.com

1



### **RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.