

CY96640 Series

F²MC-16FX 16-Bit Microcontroller

CY96640 series is based on Cypress advanced $F^2MC-16FX$ architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established $F^2MC-16LX$ family thus allowing for easy migration of $F^2MC-16LX$ Software to the new $F^2MC-16FX$ products.

F²MC-16FX product improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 32MHz operation frequency from an external 4MHz to 8MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

Features

Technology

0.18µm CMOS

- ■CPU
 - □ F²MC-16FX CPU
 - □ Optimized instruction set for controller applications (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers)
 - □ 8-byte instruction queue
 - □ Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available
- System clock
 - \Box On-chip PLL clock multiplier (×1 to ×8, ×1 when PLL stop) \Box 4MHz to 8MHz crystal oscillator
 - (maximum frequency when using ceramic resonator depends on Q-factor)
 - □ Up to 8MHz external clock for devices with fast clock input feature
 - □ 32.768kHz subsystem quartz clock
 - □ 100kHz/2MHz internal RC clock for quick and safe startup, clock stop detection function, watchdog
 - □ Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
 - □ The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
 - Low Power Consumption 13 operating modes (different Run, Sleep, Timer, Stop modes)
- On-chip voltage regulator

Internal voltage regulator supports a wide MCU supply voltage range (Min=2.7V), offering low power consumption

■Low voltage detection function

Reset is generated when supply voltage falls below programmable reference voltage

■Code Security

Protects Flash Memory content from unintended read-out

■DMA

Automatic transfer function independent of CPU, can be assigned freely to resources

- Interrupts
- Fast Interrupt processing
- □ 8 programmable priority levels
- □ Non-Maskable Interrupt (NMI)

■CAN

- □ Supports CAN protocol version 2.0 part A and B
- □ ISO16845 certified
- □ Bit rates up to 1Mbps
- □ 32 message objects
- Each message object has its own identifier mask
- □ Programmable FIFO mode (concatenation of message objects)
- Maskable interrupt
- Disabled Automatic Retransmission mode for Time Triggered CAN applications
- Programmable loop-back mode for self-test operation

■USART

- □ Full duplex USARTs (SCI/LIN)
- Wide range of baud rate settings using a dedicated reload timer
- Special synchronous options for adapting to different synchronous serial protocols
- □ LIN functionality working either as master or slave LIN device
- Extended support for LIN-Protocol to reduce interrupt load

■I²C

•

□ Up to 400kbps

□ Master and Slave functionality, 7-bit and 10-bit addressing

- A/D converter
- □ SAR-type
- □ 8/10-bit resolution
- □ Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- □ Range Comparator Function
- □ Scan Disable Function

Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)





- ■Hardware Watchdog Timer
 - □ Hardware watchdog timer is active after reset
 - □ Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval
- Reload Timers
 - □ 16-bit wide
 - Prescaler with 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶ of peripheral clock frequency
 - □ Event count function
- ■Free-Running Timers
 - □ Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4)
 - □ Prescaler with 1, 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶, 1/2⁷, 1/2⁸ of peripheral clock frequency
- ■Input Capture Units
 - □ 16-bit wide
 - □ Signals an interrupt upon external event
 - □ Rising edge, Falling edge or Both (rising & falling) edges sensitive
- ■Output Compare Units
 - □ 16-bit wide
 - □ Signals an interrupt when a match with Free-running Timer occurs
 - A pair of compare registers can be used to generate an output signal

Programmable Pulse Generator

- □ 16-bit down counter, cycle and duty setting registers
- □ Can be used as 2 × 8-bit PPG
- □ Interrupt at trigger, counter borrow and/or duty match
- □ PWM operation and one-shot operation
- □ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- □ Can be triggered by software or reload timer
- □ Can trigger ADC conversion
- □ Timing point capture
- □ Start delay

■Quadrature Position/Revolution Counter (QPRC)

- □ Up/down count mode, Phase difference count mode, Count mode with direction
- □ 16-bit position counter
- □ 16-bit revolution counter
- □ Two 16-bit compare registers with interrupt
- □ Detection edge of the three external event input pins AIN, BIN and ZIN is configurable
- Real Time Clock
 - Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
 - Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
 - □ Read/write accessible second/minute/hour registers
 - Can signal interrupts every half second/second/minute/hour/day
 - □ Internal clock divider and prescaler provide exact 1s clock

- External Interrupts
 - □ Edge or Level sensitive
 - □ Interrupt mask bit per channel
 - Each available CAN channel RX has an external interrupt for wake-up
 - □ Selected USART channels SIN have an external interrupt for wake-up

Non Maskable Interrupt

- □ Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- $\hfill\square$ Once enabled, cannot be disabled other than by reset
- □ High or Low level sensitive
- □ Pin shared with external interrupt 0

I/O Ports

- \square Most of the external pins can be used as general purpose I/O
- □ All push-pull outputs (except when used as I²C SDA/SCL line)
- □ Bit-wise programmable as input/output or peripheral signal □ Bit-wise programmable input enable
- One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- □ Bit-wise programmable pull-up resistor
- Built-in On Chip Debugger (OCD)
 - □ One-wire debug tool interface
 - □ Break function:
 - · Hardware break: 6 points (shared with code event)
 - · Software break: 4096 points
 - Event function
 - · Code event: 6 points (shared with hardware break)
 - · Data event: 6 points
 - Event sequencer: 2 levels + reset
 - □ Execution time measurement function
- □ Trace function: 42 branches
- Security function
- Flash Memory
 - Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
 - Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
 - □ Supports automatic programming, Embedded Algorithm
 - UWrite/Erase/Erase-Suspend/Resume commands
 - □ A flag indicating completion of the automatic algorithm
 - □ Erase can be performed on each sector individually □ Sector protection
 - Flash Security feature to protect the content of the Flash
 - Low voltage detection during Flash erases or writes



Contents

1.	Product Lineup	5
2.	Block Diagram	6
3.	Pin Assignment	7
4.	Pin Description	8
5.	Pin Circuit Type	. 10
6.	/O Circuit Type	. 13
7.	Memory Map	. 18
8.	RAMSTART Addresses	. 19
9. 1	User Rom Memory Map For Flash Devices	. 20
10.	Serial Programming Communication Interface	. 21
11.	nterrupt Vector Table	. 22
12.	Handling Precautions	26
12.1	Precautions for Product Design	26
12.2	Precautions for Package Mounting	27
12.3		
13.	Handling Devices	29
13.1	Latch-up prevention	29
13.2	2 Unused pins handling	29
13.3	B External clock usage	29
	3.1 Single phase external clock for Main oscillator	
	3.2 Single phase external clock for Sub oscillator	
13.3	3.3 Opposite phase external clock	
13.4		
13.5		
13.6		
13.7		
13.8		
13.9		
13.1		
13.1		
	2 Mode Pin (MD)	
14.	Electrical Characteristics	
14.1		
14.2	2 Recommended Operating Conditions	34
14.3		. 35
	3.1 Current Rating	
14.3	3.2 Pin Characteristics	
14.4		
	1.1 Main Clock Input Characteristics	
	1.2 Sub Clock Input Characteristics	
	1.3 Built-in RC Oscillation Characteristics	
	I.4 Internal Clock Timing	
	I.5 Operating Conditions of PLL	
	I.6 Reset Input	
	I.7 Power-on Reset Timing	
14.4	1.8 USART Timing	46



14.4.9 External Input Timing
14.4.10 I ² C Timing
14.5 A/D Converter
14.5.1 Electrical Characteristics for the A/D Converter
14.5.2 Accuracy and Setting of the A/D Converter Sampling Time
14.5.3 Definition of A/D Converter Terms
14.6 Low Voltage Detection Function Characteristics
14.7 Flash Memory Write/Erase Characteristics
15. Example Characteristics
16. Ordering Information
17. Package Dimension
18. Major Changes
Document History



1. Product Lineup


Features		CY96640	Remark	
Product Type		Flash Memory Product		
Subclock		Subclock can be set by software		
Dual Operation Flash Memory RAM		-		
64.5KB + 3		10KB	CY96F643R, CY96F643A	Broduct Options
128.5KB +		16KB	CY96F645R, CY96F645A	Product Options R: MCU with CAN
256.5KB +		24KB	CY96F646R	A: MCU without CAN
384.5KB +	32KB 2	28KB	CY96F647R	
Package			LQFP-100 LQI100	
DMA			4ch	
USART			6ch	LIN-USART 0 to 2/4/5/7
	with automatic LIN-Header transmission/reception		Yes (only 1ch)	LIN-USART 0
	with 16 byte RX- and TX-FIFO		No	
I ² C			2ch	I ² C 0/1
8/10-bit A/E) Converter		24ch	AN 2 to 4/6 to 8/10 to 12/14 to 28
	with Data Buffer		No	
			Yes	
	with Scan Disable		Yes	
	with ADC Pulse Detection		No	
	ad Timer (RLT)		5ch	RLT 0 to 3/6
16-bit Free	-Running Timer (FRT)		3ch	FRT 0 to 2
16-bit Input	t Capture Unit (ICU)		7ch (1 channel for LIN-USART)	ICU 0/1/4 to 7/9 (ICU 9 for LIN-USART)
16-bit Outp	out Compare Unit (OCU)		7ch	OCU 0 to 4/6/7 (OCU 4 for FRT clear)
8/16-bit Pro	ogrammable Pulse Generato	r (PPG)	16ch (16-bit) / 24ch (8-bit)	PPG 0 to 15
	with Timing point capture		Yes	
	with Start delay		Yes	
	with Ramp		No	
Quadrature (QPRC)	Position/Revolution Counter	r	2ch	QPRC 0/1
CAN Interface			1ch	CAN 0 32 Message Buffers
External Int	Interrupts (INT)		16ch	INT 0 to 15
Non-Maskable Interrupt (NMI)			1ch	
Real Time Clock (RTC)			1ch	
I/O Ports			79 (Dual clock mode) 81 (Single clock mode)	
Clock Calib	oration Unit (CAL)		1ch	
Clock Output Function			2ch	
Low Voltag	e Detection Function		Yes	Low voltage detection function can be disabled by software
Hardware Watchdog Timer			Yes	
On-chip RC			Yes	
On-chip Debugger			Yes	

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the general I/O port according to your function use.




2. Block Diagram





3. Pin Assignment

(Top view)



*1: CMOS input level only

*2: CMOS input level only for I²C


*3: Please set ROM Configuration Block (RCB) to use the subclock.

Other than those above, general-purpose pins have only automotive input level.



4. Pin Description

Pin Name	Feature	Description	
ADTG	ADC	A/D converter trigger input pin	
AINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	
ANn	ADC	A/D converter channel n input pin	
AVcc	Supply	Analog circuits power supply pin	
AVRH	ADC	A/D converter high reference voltage input pin	
AVRL	ADC	A/D converter low reference voltage input pin	
AVss	Supply	Analog circuits power supply pin	
BINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin	
CKOTn	Clock Output function	Clock Output function n output pin	
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin	
CKOTXn	Clock Output function	Clock Output function n inverted output pin	
CKOTXn_R	Clock Output function	Relocated Clock Output function n inverted output pin	
DEBUG I/F	OCD	On Chip Debugger input/output pin	
FRCKn	Free-Running Timer	Free-Running Timer n input pin	
FRCKn_R	Free-Running Timer	Relocated Free-Running Timer n input pin	
INn	ICU	Input Capture Unit n input pin	
INn_R	ICU	Relocated Input Capture Unit n input pin	
INTn	External Interrupt	External Interrupt n input pin	
INTn_R	External Interrupt	Relocated External Interrupt n input pin	
MD	Core	Input pin for specifying the operating mode	
NMI	External Interrupt	Non-Maskable Interrupt input pin	
OUTn	OCU	Output Compare Unit n waveform output pin	
OUTn_R	OCU	Relocated Output Compare Unit n waveform output pin	
Pnn_m	GPIO	General purpose I/O pin	
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)	
PPGn_R	PPG	Relocated Programmable Pulse Generator n output pin (16bit/8bit)	
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)	
RSTX	Core	Reset input pin	
RXn	CAN	CAN interface n RX input pin	
SCKn	USART	USART n serial clock input/output pin	
SCKn_R	USART	Relocated USART n serial clock input/output pin	
SCLn	I ² C	I ² C interface n clock I/O input/output pin	
SDAn	I ² C	I ² C interface n serial data I/O input/output pin	
SINn	USART	USART n serial data input pin	
SINn_R	USART	Relocated USART n serial data input pin	
SOTn	USART	USART n serial data output pin	
SOTn_R	USART	Relocated USART n serial data output pin	
TINn	Reload Timer	Reload Timer n event input pin	
TOTn	Reload Timer	Reload Timer n output pin	





Pin Name	Feature	Description	
TTGn	PPG	Programmable Pulse Generator n trigger input pin	
TXn	CAN	CAN interface n TX output pin	
Vcc	Supply	Power supply pin	
Vss	Supply	Power supply pin	
WOT	RTC	Real Time clock output pin	
WOT_R	R RTC Relocated Real Time clock output pin		
X0 Clock Oscillator input pin		Oscillator input pin	
X0A	Clock	Subclock Oscillator input pin	
X1	Clock	Oscillator output pin	
X1A	Clock	Subclock Oscillator output pin	
ZINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin	



5. Pin Circuit Type

Pin No.	I/O Circuit Type*	Pin Name		
1	Supply	Vss		
2	F	C		
3	M	P03_7 / INT1 / SIN1		
4	Н	P13_0 / INT2 / SOT1		
5	M	P13_1 / INT3 / SCK1		
6	Н	P13_2 / PPG0 / TIN0 / FRCK1		
7	Н	P13_3 / PPG1 / TOT0 / WOT		
8	M	P13_4 / SIN0 / INT6		
9	Н	P13_5 / SOT0 / ADTG / INT7		
10	M	P13_6 / SCK0 / CKOTX0		
11	N	P04_4 / PPG3 / SDA0		
12	N	P04_5 / PPG4 / SCL0		
13	1	P06_2 / AN2 / INT5 / SIN5		
14	К	P06_3 / AN3 / FRCK0		
15	К	P06_4 / AN4 / IN0 / TTG0 / TTG4		
16	К	P06_6 / AN6 / TIN1 / IN4_R		
17	К	P06_7 / AN7 / TOT1 / IN5_R		
18	Supply	AVcc		
19	G	AVRH		
20	G	AVRL		
21	Supply	AVss		
22 K P05_0 / AN8		P05_0 / AN8		
23	К	P05_2 / AN10 / OUT2		
24	К	P05_3 / AN11 / OUT3		
25	Supply	Vcc		
26	Supply	Vss		
27	К	P05_4 / AN12 / INT2_R / WOT_R		
28	К	P05_6 / AN14 / TIN2		
29	К	P05_7 / AN15 / TOT2		
30	К	P08_0 / AN16		
31	К	P08_1 / AN17		
32	К	P08_2 / AN18		
33	К	P08_3 / AN19		
34	К	P08_4 / AN20 / OUT6		
35	N	P04_6 / SDA1		
36	N	P04_7 / SCL1		
37	К	P08_5 / AN21 / OUT7		
38	К	P08_6 / AN22 / PPG6_B		



Pin No.	I/O Circuit Type*	Pin Name	
39	К	P08_7 / AN23 / PPG7_B	
40	К	P09_0 / AN24 / PPG8_R	
41	К	P09_1 / AN25 / PPG9_R	
42	К	P09_2 / AN26 / PPG10_R	
43	К	P09_3 / AN27 / PPG11_R	
44	Н	P17_1 / PPG12_R	
45	Н	P17_2 / PPG13_R	
46	1	P10_0 / SIN2 / TIN3 / AN28 / INT11	
47	Н	P10_1 / SOT2 / TOT3	
48	М	P10_2 / SCK2 / PPG6	
49	Н	P10_3 / PPG7	
50	Supply	Vcc	
51	Supply	Vss	
52	0	DEBUG I/F	
53	Н	P17_0	
54	С	MD	
55	A	X0	
56	A	X1	
57	Supply	Vss	
58	В	P04_0 / X0A	
59	В	P04_1 / X1A	
60	С	RSTX	
61	Н	P11_0	
62	Н	P11_1 / PPG0_R	
63	Н	P11_2 / PPG1_R	
64	Н	P11_3 / PPG2_R	
65	Н	P11_4 / PPG3_R	
66	Н	P11_5 / PPG4_R	
67	Н	P11_6 / FRCK0_R / ZIN1	
68	Н	P11_7 / IN0_R / AIN1	
69	Н	P12_0 / IN1_R / BIN1	
70	Н	P12_3 / OUT2_R	
71	Н	P12_7 / INT1_R	
72	Н	P00_0 / INT3_R / FRCK2	
73	Н	P00_1 / INT4_R	
74	Н	P00_2 / INT5_R	
75	Supply	Vcc	
76	Supply	Vss	
77	Н	P00_3 / INT6_R / PPG8_B	




Pin No.	I/O Circuit Type*	Pin Name	
78	н	P00_4 / INT7_R / PPG9_B	
79	н	P00_5 / IN6 / TTG2 / TTG6 / PPG10_B	
80	н	P00_6 / IN7 / TTG3 / TTG7 / PPG11_B	
81	н	P00_7 / INT14	
82	Μ	P01_0 / SCK7	
83	Н	P01_1 / CKOT1 / OUT0 / SOT7	
84	М	P01_2 / CKOTX1 / OUT1 / INT15 / SIN7	
85	Н	P01_3 / PPG5	
86	М	P01_4 / SIN4 / INT8	
87	Н	P01_5 / SOT4	
88	М	P01_6 / SCK4 / TTG12	
89	М	P01_7 / CKOTX1_R / INT9 / TTG13 / ZIN0 / SCK7_R	
90	н	P02_0 / CKOT1_R / INT10 / TTG14 / AIN0 / SOT7_R	
91	М	P02_2 / IN7_R / CKOT0_R / INT12 / BIN0 / SIN7_R	
92	Μ	P02_5 / OUT0_R / INT13 / SIN5_R	
93	н	P03_0 / PPG4_B	
94	н	P03_1 / PPG5_B	
95	н	P03_2 / PPG14_B / SOT5_R	
96	Μ	P03_3 / PPG15_B / SCK5_R	
97	М	P03_4 / RX0 / INT4	
98	н	P03_5 / TX0	
99	н	P03_6 / INT0 / NMI	
100	Supply	Vcc	


*: See "I/O Circuit Type" for details on the I/O circuit types.




6. I/O Circuit Type























7. Memory Map

FF:FFFF _H DE:0000 _H	USER ROM*1
DD:FFFF _H	Reserved
10:0000 _H	
0F:C000 _H	Boot-ROM
0E:9000 _H	Peripheral
	Reserved
01:0000 _H	
00:8000 _H	ROM/RAM MIRROR
RAMSTART)*2 Internal RAM bank0
00:0С00 _Н	Reserved
00:0380 _Н	Peripheral
00:0180 _H	GPR* ³
00:0100 _H	DMA
00:00F0 _H	Reserved
00:0000 _H	Peripheral
H	

*1: For details about USER ROM area, see "User Rom Memory Map For Flash Devices" on the following pages.

*2: For RAMSTART Addresses, see the table on the next page.

*3: Unused GPR banks can be used as RAM area.

GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.



8. RAMSTART Addresses

Devices	Bank 0 RAM Size	RAMSTART0
CY96F643	10KB	00:5А00н
CY96F645	16KB	00:4200 _Н
CY96F646	24KB	00:2200 _Н
CY96F647	28KB	00:1200 _H



9. User Rom Memory Map For Flash Devices

		CY96F643	CY96F645	CY96F646	CY96F647	
CPU mode address	Flash memory mode address	Flash size 64.5KB + 32KB	Flash size 128.5KB + 32KB	Flash size 258.5KB + 32KB	Flash size 384.5KB + 32KB	
FF:FFFF _H FF:0000 _H	3F:FFFF _H 3F:0000 _H	SA39 - 64KB	SA39 - 64KB	SA39 - 64KB	SA39 - 64KB	
FE:FFFF _H FE:0000 _H	3E:FFFF _H 3E:0000 _H		SA38 - 64KB	SA38 - 64KB	SA38 - 64KB	
FD:FFFF _H FD:0000 _H	3D:FFFF _H 3D:0000 _H			SA37 - 64KB	SA37 - 64KB	Bank A of Flash A
FC:FFFF _H FC:0000 _H	3C:FFFF _H 3C:0000 _H	1		SA36 - 64KB	SA36 - 64KB	Dalik A off lash A
FB:FFFF _H FB:0000 _H	3B:FFFF _H 3B:0000 _H				SA35 - 64KB	
FA:FFFF _H FA:0000 _H	3A:FFFF _H 3A:0000 _H	1 [7	SA34 - 64KB	
DF:A000 _H		Reserved	Reserved	Reserved	Reserved	
DF:9FFF _H DF:8000 _H	1F:9FFF _H 1F:8000 _H	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	
DF:7FFF _H DF:6000 _H	1F:7FFF _H 1F:6000 _H	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	Bank B of Flash A
DF:5FFF _H DF:4000 _H	1F:5FFF _H 1F:4000 _H	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	
DF:3FFF _H DF:2000 _H	1F:3FFF _H 1F:2000 _H	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	
DF:1FFF _H DF:0000 _H	1F:1FFF _H 1F:0000 _H	SAS - 512B*	SAS - 512B*	SAS - 512B*	SAS - 512B*	Bank A of Flash A
DE:FFFF _H		Reserved	Reserved	Reserved	Reserved	

*: Physical address area of SAS-512B is from DF: 0000_H to DF:01FF_H. Others (from DF:0200_H to DF:1FFF_H) is mirror area of SAS-512B. Sector SAS contains the ROM configuration block RCBA at CPU address DF: 0000_H -DF: 01FF_H. SAS cannot be used for E²PROM emulation.



10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)


CY96640					
Pin Number	USART Number	Normal Function			
8		SIN0			
9	USART0	SOT0			
10		SCK0			
3		SIN1			
4	USART1	SOT1			
5		SCK1			
46		SIN2			
47	USART2	SOT2			
48		SCK2			
86		SIN4			
87	USART4	SOT4			
88		SCK4			






11. Interrupt Vector Table

Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
0	3FC _H	CALLV0	No	-	CALLV instruction
1	3F8 _H	CALLV1	No	-	CALLV instruction
2	3F4 _H	CALLV2	No	-	CALLV instruction
3	3F0н	CALLV3	No	-	CALLV instruction
4	ЗЕСн	CALLV4	No	-	CALLV instruction
5	3E8 _H	CALLV5	No	-	CALLV instruction
6	3E4н	CALLV6	No	-	CALLV instruction
7	3Е0н	CALLV7	No	-	CALLV instruction
8	3DCн	RESET	No	-	Reset vector
9	3D8н	INT9	No	-	INT9 instruction
10	3D4 _H	EXCEPTION	No	-	Undefined instruction execution
11	3D0н	NMI	No	-	Non-Maskable Interrupt
12	3ССн	DLY	No	12	Delayed Interrupt
13	3С8н	RC_TIMER	No	13	RC Clock Timer
14	3C4 _Н	MC_TIMER	No	14	Main Clock Timer
15	3C0 _H	SC_TIMER	No	15	Sub Clock Timer
16	3ВСн	LVDI	No	16	Low Voltage Detector
17	3В8н	EXTINT0	Yes	17	External Interrupt 0
18	3B4н	EXTINT1	Yes	18	External Interrupt 1
19	3B0 _Н	EXTINT2	Yes	19	External Interrupt 2
20	ЗАСн	EXTINT3	Yes	20	External Interrupt 3
21	3А8н	EXTINT4	Yes	21	External Interrupt 4
22	3А4н	EXTINT5	Yes	22	External Interrupt 5
23	3А0н	EXTINT6	Yes	23	External Interrupt 6
24	39Cн	EXTINT7	Yes	24	External Interrupt 7
25	398н	EXTINT8	Yes	25	External Interrupt 8
26	394н	EXTINT9	Yes	26	External Interrupt 9
27	390н	EXTINT10	Yes	27	External Interrupt 10
28	38Cн	EXTINT11	Yes	28	External Interrupt 11
29	388н	EXTINT12	Yes	29	External Interrupt 12
30	384н	EXTINT13	Yes	30	External Interrupt 13
31	380н	EXTINT14	Yes	31	External Interrupt 14
32	37Сн	EXTINT15	Yes	32	External Interrupt 15
33	378 _Н	CAN0	No	33	CAN Controller 0
34	374 _H	-	-	34	Reserved
35	370н	-	-	35	Reserved
36	36Cн	-	-	36	Reserved
37	368н	-	-	37	Reserved
38	364 _H	PPG0	Yes	38	Programmable Pulse Generator 0





Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
39	360 _Н	PPG1	Yes	39	Programmable Pulse Generator 1
40	35Сн	PPG2	Yes	40	Programmable Pulse Generator 2
41	358н	PPG3	Yes	41	Programmable Pulse Generator 3
42	354н	PPG4	Yes	42	Programmable Pulse Generator 4
43	350н	PPG5	Yes	43	Programmable Pulse Generator 5
44	34Сн	PPG6	Yes	44	Programmable Pulse Generator 6
45	348н	PPG7	Yes	45	Programmable Pulse Generator 7
46	344н	PPG8	Yes	46	Programmable Pulse Generator 8
47	340н	PPG9	Yes	47	Programmable Pulse Generator 9
48	33C _H	PPG10	Yes	48	Programmable Pulse Generator 10
49	338н	PPG11	Yes	49	Programmable Pulse Generator 11
50	334н	PPG12	Yes	50	Programmable Pulse Generator 12
51	330н	PPG13	Yes	51	Programmable Pulse Generator 13
52	32C _H	PPG14	Yes	52	Programmable Pulse Generator 14
53	328 _H	PPG15	Yes	53	Programmable Pulse Generator 15
54	324 _H	-	-	54	Reserved
55	320н	-	-	55	Reserved
56	31Сн	-	-	56	Reserved
57	318 _н	-	-	57	Reserved
58	314 _H	RLT0	Yes	58	Reload Timer 0
59	310н	RLT1	Yes	59	Reload Timer 1
60	30Сн	RLT2	Yes	60	Reload Timer 2
61	308 _Н	RLT3	Yes	61	Reload Timer 3
62	304 _H	-	-	62	Reserved
63	300н	-	-	63	Reserved
64	2FCн	RLT6	Yes	64	Reload Timer 6
65	2F8н	ICU0	Yes	65	Input Capture Unit 0
66	2F4 _H	ICU1	Yes	66	Input Capture Unit 1
67	2F0н	-	-	67	Reserved
68	2ECн	-	-	68	Reserved
69	2E8н	ICU4	Yes	69	Input Capture Unit 4
70	2E4 _H	ICU5	Yes	70	Input Capture Unit 5
71	2E0 _Н	ICU6	Yes	71	Input Capture Unit 6
72	2DCн	ICU7	Yes	72	Input Capture Unit 7
73	2D8н	-	-	73	Reserved
74	2D4 _H	ICU9	Yes	74	Input Capture Unit 9
75	2D0 _Н	-	-	75	Reserved
76	2CC _H	-	-	76	Reserved
77	2С8н	OCU0	Yes	77	Output Compare Unit 0
78	2C4 _Н	OCU1	Yes	78	Output Compare Unit 1
79	2С0н	OCU2	Yes	79	Output Compare Unit 2
80	2BC _H	OCU3	Yes	80	Output Compare Unit 3





Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description
81	2B8 _H	OCU4	Yes	81	Output Compare Unit 4
82	2B4 _H	-	-	82	Reserved
83	2В0н	OCU6	Yes	83	Output Compare Unit 6
84	2AC _H	OCU7	Yes	84	Output Compare Unit 7
85	2A8 _H	-	-	85	Reserved
86	2А4н	-	-	86	Reserved
87	2А0н	-	-	87	Reserved
88	29Сн	-	-	88	Reserved
89	298н	FRT0	Yes	89	Free-Running Timer 0
90	294 _H	FRT1	Yes	90	Free-Running Timer 1
91	290н	FRT2	Yes	91	Free-Running Timer 2
92	28Сн	-	-	92	Reserved
93	288н	RTC0	No	93	Real Time Clock
94	284 _Н	CAL0	No	94	Clock Calibration Unit
95	280 _Н	-	-	95	Reserved
96	27Сн	IIC0	Yes	96	I ² C interface 0
97	278н	IIC1	Yes	97	I ² C interface 1
98	274 _Н	ADC0	Yes	98	A/D Converter 0
99	270 _Н	-	-	99	Reserved
100	26Сн	-	-	100	Reserved
101	268н	LINR0	Yes	101	LIN USART 0 RX
102	264н	LINT0	Yes	102	LIN USART 0 TX
103	260н	LINR1	Yes	103	LIN USART 1 RX
104	25C _Н	LINT1	Yes	104	LIN USART 1 TX
105	258н	LINR2	Yes	105	LIN USART 2 RX
106	254н	LINT2	Yes	106	LIN USART 2 TX
107	250н	-	-	107	Reserved
108	24C _H	-	-	108	Reserved
109	248н	LINR4	Yes	109	LIN USART 4 RX
110	244 _H	LINT4	Yes	110	LIN USART 4 TX
111	240н	LINR5	Yes	111	LIN USART 5 RX
112	23Сн	LINT5	Yes	112	LIN USART 5 TX
113	238 _Н	-	-	113	Reserved
114	234н	-	-	114	Reserved
115	230н	LINR7	Yes	115	LIN USART 7 RX
116	22Сн	LINT7	Yes	116	LIN USART 7 TX
117	228 _Н	-	-	117	Reserved
118	224 _H	-	-	118	Reserved
119	220н	-	-	119	Reserved
120	21Сн	-	-	120	Reserved



Vector Number	Offset in Vector Table	Vector Name	Cleared by DMA	Index in ICR to Program	Description		
121	218 _H	-	-	121	Reserved		
122	214н	-	-	122	Reserved		
123	210н	-	-	123	Reserved		
124	20Сн	-	-	124	Reserved		
125	208 _H	-	-	125	Reserved		
126	204н	-	-	126	Reserved		
127	200н	-	-	127	Reserved		
128	1FCн	-	-	128	Reserved		
129	1F8н	-	-	129	Reserved		
130	1F4 _H	-	-	130	Reserved		
131	1F0н	-	-	131	Reserved		
132	1ECн	-	-	132	Reserved		
133	1E8н	FLASHA	Yes	133	Flash memory A interrupt		
134	1E4 _H	-	-	134	Reserved		
135	1E0 _H	-	-	135	Reserved		
136	1DCн	-	-	136	Reserved		
137	1D8н	QPRC0	Yes	137	Quad Position/Revolution counter 0		
138	1D4н	QPRC1	Yes	138	Quad Position/Revolution counter 1		
139	1D0н	ADCRC0	No	139	A/D Converter 0 - Range Comparator		
140	1ССн	-	-	140	Reserved		
141	1C8н	-	-	141	Reserved		
142	1C4 _H	-	-	142	Reserved		
143	1С0н	-	-	143	Reserved		



12. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

12.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

■Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

■Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

■Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

■Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

■Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

■Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

■ Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

When you open Dry Package that recommends humidity 40% to 70% relative humidity.

- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h



■Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $M\Omega$).

Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.

- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of Styrofoam or other highly static-prone materials for storage of completed board assemblies.

12.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.





13. Handling Devices

Special Care is Required for the following when Handling the Device:

- Latch-up prevention
- Unused pins handling
- External clock usage
- Notes on PLL clock mode operation
- Power supply pins (V_{cc}/V_{ss})
- · Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- Pin handling when not using the A/D converter
- Notes on Power-on
- Stabilization of power supply voltage
- SMC power supply pins
- Serial communication
- Mode Pin (MD)

13.1 Latch-Up Prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V_{cc} pins and V_{ss} pins.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC}, AVRH) exceed the digital power-supply voltage.

13.2 Unused Pins Handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than $2k\Omega$.

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.


13.3 External Clock Usage

The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

13.3.1 Single Phase External Clock for Main Oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.






13.3.2 Single Phase External Clock for Sub Oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04_0 pin must be driven. X1A/P04_1 pin can be configured as GPIO.

13.3.3 Opposite Phase External Clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



13.4 Notes on PLL Clock Mode Operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

13.5 Power Supply Pins (V_{cc}/V_{ss})

It is required that all V_{CC} -level as well as all V_{SS} -level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

 V_{cc} and V_{ss} pins must be connected to the device from the power supply with lowest possible impedance.

The smoothing capacitor at V_{cc} pin must use the one of a capacity value that is larger than Cs.

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about 0.1μ F between V_{cc} and V_{ss} pins as close as possible to V_{cc} and V_{ss} pins.

13.6 Crystal Oscillator and ceramic resonator Circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines and to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

13.7 Turn on Sequence of Power Supply to A/D Converter and Analog Inputs

It is required to turn the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (ANn) on after turning the digital power supply (V_{cc}) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed AV_{CC} . Input voltage for ports shared with analog input ports also must not exceed AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).



13.8 Pin Handling when not using the A/D Converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

13.9 Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than $50\mu s$ from 0.2V to 2.7V.

13.10Stabilization of Power Supply Voltage

If the power supply voltage varies acutely even within the operation safety range of the V_{CC} power supply voltage, a malfunction may occur. The V_{CC} power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that V_{CC} ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard V_{CC} power supply voltage and the transient fluctuation rate becomes $0.1V/\mu s$ or less in instantaneous fluctuation for power supply switching.

13.11 Serial Communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

13.12Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.





14. Electrical Characteristics

14.1 Absolute Maximum Ratings


Parameter	Symbol	Condition		ting	Unit	Remarks		
	Cymbol	Condition	Min	Max	Onic	i i cinarko		
Power supply voltage*1	Vcc	-	V _{SS} - 0.3	V _{SS} + 6.0	V			
Analog power supply voltage*1	AVcc	-	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc ^{*2}		
Analog reference voltage*1	AVRH, AVRL	-	V _{SS} - 0.3	V _{SS} + 6.0	V	AV _{CC} ≥ AVRH, AV _{CC} ≥ AVRL, AVRH > AVRL, AVRL ≥ AV _{SS}		
Input voltage*1	Vi	-	Vss - 0.3	Vss + 6.0	V	$V_{I} \le V_{CC} + 0.3 V^{*3}$		
Output voltage*1	Vo	-	Vss - 0.3	Vss + 6.0	V	$V_0 \le V_{CC} + 0.3 V^{*3}$		
Maximum Clamp Current		-	-4.0	+4.0	mA	Applicable to general purpose I/O pins *4		
Total Maximum Clamp Current	Σ I _{CLAMP}	-	-	26	mA	Applicable to general purpose I/O pins *4		
"L" level maximum output current	Iol	-	-	15	mA			
"L" level average output current	I _{OLAV}	-	-	4	mA			
"L" level maximum overall output current	Σlol	-	-	66	mA			
"L" level average overall output current	ΣΙοιαν	-	-	33	mA			
"H" level maximum output current	Іон	-	-	-15	mA			
"H" level average output current	Іонач	-	-	-4	mA			
"H" level maximum overall output current	Σl _{OH}	-	-	-66	mA			
"H" level average overall output current	ΣΙομαν	-	-	-33	mA			
Power consumption*5	P _D	T _A = +125°C	-	416 ^{*6}	mW			
Operating ambient temperature	TA	-	-40	+125 ^{*7}	°C			
Storage temperature	T _{STG}	-	-55	+150	°C			

*1: This parameter is based on $V_{SS} = AV_{SS} = 0V$.

- *2: AV_{CC} and V_{CC} must be set to the same voltage. It is required that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.
- *3: V_I and V_O should not exceed V_{CC} + 0.3V. V_I should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating. Input/Output voltages of standard ports depend on V_{CC}.
- *4: Applicable to all general purpose I/O pins (Pnn_m).
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.



- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
- The DEBUG I/F pin has only a protective diode against VSS. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.
- Sample recommended circuits:



*5: The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows: $P_D = P_{IO} + P_{INT}$

 $P_{IO} = \Sigma (V_{OL} \times I_{OL} + V_{OH} \times I_{OH})$ (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

 I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

 I_{A} is the analog current consumption into $\text{AV}_{\text{CC}}.$

- *6: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.
- *7: Write/erase to a large sector in flash memory is warranted with $T_A \le + 105^{\circ}C$.

WARNING

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



14.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0V)$

Parameter	Symbol	Value			Unit	Remarks		
Falameter	Symbol	Min	Тур	Max	Unit	nemdiks		
Power supply	Vcc, AVcc	2.7	-	5.5	V			
voltage	VCC, AVCC	2.0	-	5.5	V	Maintains RAM data in stop mode		
Smoothing capacitor at C pin	Cs	0.5	1.0 to 3.9	4.7	μF	$\begin{array}{l} 1.0 \mu F \ (\mbox{Allowance within } \pm 50\%) \\ 3.9 \mu F \ (\mbox{Allowance within } \pm 20\%) \\ \mbox{Please use the ceramic capacitor or the capacitor of the frequency response of this level.} \\ \mbox{The smoothing capacitor at } V_{CC} \ \mbox{must use the one of a capacity value that is larger than } C_S. \end{array}$		

WARNING

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



14.3 DC Characteristics

14.3.1 Current Rating

_		Pin	````		Value			
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remarks
			PLL Run mode with CLKS1/2 = CLKB =	-	27	-	mA	T _A = +25°C
			CLKP1/2 = 32MHz Flash 0 wait	-	-	37	mA	T _A = +105°C
			(CLKRC and CLKSC stopped)	-	-	38.5	mA	T _A = +125°C
			Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	-	3.5	-	mA	T _A = +25°C
	ICCMAIN		Flash 0 wait	-	-	8	mA	T _A = +105°C
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	9.5	mA	T _A = +125°C
	ICCRCH	Vcc	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz	-	1.8	-	mA	T _A = +25°C
Power supply current in Run modes ^{*1}			Flash 0 wait (CLKMC, CLKPLL and CLKSC stopped)	-	-	6	mA	T _A = +105°C
				-	-	7.5	mA	T _A = +125°C
			RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz	-	0.16	-	mA	T _A = +25°C
			Flash 0 wait	-	-	3.5	mA	T _A = +105°C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	5	mA	T _A = +125°C
			Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz	-	0.1	-	mA	T _A = +25°C
	ICCSUB		Flash 0 wait	-	-	3.3	mA	T _A = +105°C
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	4.8	mA	T _A = +125°C

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C to + 125°C)



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Farameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remarks
			PLL Sleep mode with	-	8.5	-	mA	T _A = +25°C
	ICCSPLL		CLKS1/2 = CLKP1/2 = 32MHz (CLKRC and CLKSC	-	-	14	mA	T _A = +105°C
			stopped)	-	-	15.5	mA	T _A = +125°C
			Main Sleep mode with CLKS1/2 = CLKP1/2 =	-	1	-	mA	T _A = +25°C
	Iccsmain		4MHz, SMCR:LPMSS = 0	-	-	4.5	mA	T _A = +105°C
		Vcc	(CLKPLL, CLKRC and CLKSC stopped)	-	-	6	mA	T _A = +125°C
Deverse	ICCSRCH		RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped)	-	0.6	-	mA	T _A = +25°C
Power supply current in Sleep modes ^{*1}				-	-	3.8	mA	T _A = +105°C
				-	-	5.3	mA	T _A = +125°C
	ICCSRCL		RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 100kHz (CLKMC, CLKPLL and CLKSC stopped)	-	0.07	-	mA	T _A = +25°C
				-	-	2.8	mA	T _A = +105°C
				-	-	4.3	mA	T _A = +125°C
	Іссязив		Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32kHz, (CLKMC, CLKPLL and CLKRC stopped)	-	0.04	-	mA	T _A = +25°C
				-	-	2.5	mA	T _A = +105°C
				-	-	4	mA	T _A = +125°C



Deveneter	Cumhal	Pin	Conditions		Value		11	Demerke
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remarks
			PLL Timer mode with	-	1800	2250	μA	T _A = +25°C
	ICCTPLL		CLKPLL = 32MHz (CLKRC and	-	-	3220	μA	T _A = +105°C
			CLKSC stopped)	-	-	4025	μA	T _A = +125°C
			Main Timer mode with CLKMC = 4MHz,	-	285	330	μΑ	T _A = +25°C
			SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC	-	-	1195	μA	T _A = +105°C
		stopped)	-	-	2165	μΑ	T _A = +125°C	
Power supply			RC Timer mode with CLKRC = 2MHz,		160	215	μΑ	T _A = +25°C
current in	ICCTRCH	асн Vcc	SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)	-	-	1095	μΑ	T _A = +105°C
Timer modes ^{*2}				-	-	2075	μΑ	T _A = +125°C
			RC Timer mode with	-	35	75	μΑ	T _A = +25°C
	ICCTRCL		CLKRC = 100kHz (CLKPLL, CLKMC and CLKSC	-	-	905	μΑ	T _A = +105°C
			stopped)	-	-	1880	μΑ	T _A = +125°C
			Sub Timer mode with	-	25	65	μΑ	T _A = +25°C
	Ісстѕив		CLKSC = 32kHz (CLKMC, CLKPLL and CLKRC	-	-	885	μΑ	T _A = +105°C
		stopped)	-	-	1850	μΑ	T _A = +125°C	



		Pin			Value				
Parameter	er Symbol Name		Conditions	Min	Тур	Max	Unit	Remarks	
Power supply current in Stop mode ^{*3}				-	20	60	μA	T _A = +25°C	
	Іссн		-	-	-	880	μA	T _A = +105°C	
				-	-	1845	μA	T _A = +125°C	
Flash Power Down current	ICCFLASHPD		-	-	36	70	μΑ		
Power supply current for active Low		Vcc	Low voltage detector enabled	-	5	-	μA	T _A = +25°C	
Voltage detector*4				-	-	12.5	μA	T _A = +125°C	
Flash Write/	ish Write/			-	12.5	-	mA	T _A = +25°C	
Erase current*5	ICCFLASH		-	-	-	20	mA	T _A = +125°C	

*1: The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32 kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

*2: The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.

The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32 kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.

*3: The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, $I_{\mbox{\scriptsize CCFLASHPD}}$ must be added to the Power supply current.

- *4: When low voltage detector is enabled, I_{CCLVD} must be added to Power supply current.
- *5: When Flash Write / Erase program is executed, ICCFLASH must be added to Power supply current.



14.3.2 Pin Characteristics

D		D ' N			Value			
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
	Vih	Port	-	Vcc × 0.7	-	V _{CC} + 0.3	V	CMOS Hysteresis input
"H" level input voltage VIHXOAS VIHXOAS VIHR VIHR	VIH	inputs Pnn_m	-	V _{CC} × 0.8	-	V _{CC} + 0.3	V	AUTOMOTIVE Hysteresis input
	VIHXOS	X0	External clock in "Fast Clock Input mode"	VD × 0.8	-	VD	V	VD=1.8V±0.15V
	VIHXOAS	X0A	External clock in "Oscillation mode"	V _{CC} × 0.8	-	V _{CC} + 0.3	V	
	Vihr	RSTX	-	Vcc × 0.8	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	VIHM	MD	-	Vcc - 0.3	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	VIHD	DEBUG I/F	-	2.0	-	Vcc + 0.3	V	TTL Input
	VIL	Port inputs	-	V _{SS} - 0.3	-	Vcc × 0.3	V	CMOS Hysteresis input
	VIL	Pnn_m	-	V _{SS} - 0.3	-	Vcc × 0.5	V	AUTOMOTIVE Hysteresis input
	VILXOS	X0	External clock in "Fast Clock Input mode"	Vss	-	VD × 0.2	V	VD=1.8V±0.15V
"L" level input voltage	VILXOAS	X0A	External clock in "Oscillation mode"	V _{SS} - 0.3	-	Vcc × 0.2	V	
	Vilr	RSTX	-	V _{SS} - 0.3	-	V _{CC} × 0.2	V	CMOS Hysteresis input
	VILM	MD	-	V _{SS} - 0.3	-	V _{SS} + 0.3	V	CMOS Hysteresis input
	VILD	DEBUG I/F	-	V _{SS} - 0.3	-	0.8	V	TTL Input

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C to + 125°C)



Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
V _{OH4} "H" level output voltage V _{OH3}	Vон4	4mA type	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ I_{OH} = -4mA \\ 2.7V \leq V_{CC} < 4.5V \\ I_{OH} = -1.5mA \end{array}$	Vcc - 0.5	-	Vcc	v	
	3mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OH} = -3mA$ $2.7V \le V_{CC} < 4.5V$ $I_{OH} = -1.5mA$	Vcc - 0.5	-	Vcc	v		
"L" level	Vol4	4mA type	$\begin{array}{l} 4.5V \leq V_{CC} \leq 5.5V \\ \hline I_{OL} = +4mA \\ \hline 2.7V \leq V_{CC} < 4.5V \\ \hline I_{OL} = +1.7mA \end{array}$		-	0.4	v	
voltage	output voltage V _{OL3}	3mA type	$2.7V \le V_{CC} < 5.5V$ $I_{OL} = +3mA$	-	-	0.4	V	
	V _{OLD}	DEBUG I/F	V _{CC} = 2.7V I _{OL} = +25mA	0	-	0.25	V	
Input leak current	lı.	Pnn_m	V _{SS} < VI < V _{CC} AV _{SS} , AVRL < VI < AV _{CC} , AVRH	- 1	-	+ 1	μΑ	
Pull-up resistance value	R _{PU}	Pnn_m	$V_{CC} = 5.0V \pm 10\%$	25	50	100	kΩ	
Input capacitance	Cin	Other than C, Vcc, Vss, AVcc, AVss, AVRH, AVRL	-	-	5	15	pF	





14.4 AC Characteristics

14.4.1 Main Clock Input Characteristics

		Pin		Value				
Parameter	Symbol	Name	Min	Тур	Max	Unit	Remarks	
	fc	X0, X1	4	-	8	MHz	When using a crystal oscillator, PLL off	
Input frequency			-	-	8	MHz	When using an opposite phase external clock, PLL off	
			4	-	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on	
Input frequency	ffci	XO	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off	
			4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on	
Input clock cycle	tсүгн	-	125	-	-	ns		
Input clock pulse width	Р _{WH} , P _{WL}	-	55	-	-	ns		

(Vcc = AVcc = 2.7V to 5.5V, VD=1.8V±0.15V, Vss = AVss = 0V, T_A = -40°C to + 125°C)









14.4.2 Sub Clock Input Characteristics

								•
Parameter	Symbol	Pin Name	Conditions		Value		Unit	Remarks
Farameter			Conditions	Min	Тур	Max		Remarks
Input frequency fcL		X0A, X1A	-	-	32.768	-	kHz	When using an oscillation circuit
	fc∟		-	-	-	100	kHz	When using an opposite phase external clock
		X0A	-	-	-	50	kHz	When using a single phase external clock
Input clock cycle	t CYLL	-	-	10	-	-	μS	
Input clock pulse width	-	-	Рwн/t _{CYLL} , Р _{WL} /t _{CYLL}	30	-	70	%	









14.4.3 Built-in RC Oscillation Characteristics

Parameter	Symbol		Value		Unit	Remarks	
Falameter	Symbol	Min	Тур	Max		Remarks	
Clock frequency	fac	50	100	200	kHz	When using slow frequency of RC oscillator	
	frc	1	2	4	MHz	When using fast frequency of RC oscillator	
RC clock stabilization time	trcstab	80	160	320	μS	When using slow frequency of RC oscillator (16 RC clock cycles)	
		64	128	256	μS	When using fast frequency of RC oscillator (256 RC clock cycles)	

$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

14.4.4 Internal Clock Timing

$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS}$	$_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$
---	--


Parameter	Symbol	Va	Unit	
r alametei	Symbol		Мах	onin
Internal System clock frequency (CLKS1 and CLKS2)	fclks1, fclks2	-	54	MHz
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	fclkb, fclkpi	-	32	MHz
Internal peripheral clock frequency (CLKP2)	fclkp2	-	32	MHz



14.4.5 Operating Conditions of PLL

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C to + 125°C)


Parameter	Symbol		Value		Unit	Remarks	
Falanielei	Symbol	Min	Тур	Мах	Onit	Remarks	
PLL oscillation stabilization wait time	tlock	1	-	4	ms	For CLKMC = 4MHz	
PLL input clock frequency	f _{PLLI}	4	-	8	MHz		
PLL oscillation clock frequency	fclkvco	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)	
PLL phase jitter	t PSKEW	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz	



14.4.6 Reset Input

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = - 40°C to + 125°C)


Parameter	Symbol	Pin name	Va	Unit		
T arameter	Cymbol	Tinname	Min	Max	Onit	
Reset input time	+	RSTX	10	-	μs	
Rejection of reset input time	t _{RSTL}	ROIN	1	-	μs	






14.4.7 Power-on Reset Timing

Parameter	Symbol	Pin Name		Value	Unit	
Falameter	Symbol	FIII Name	Min	Тур	Max	Ont
Power on rise time	t _R	Vcc	0.05	-	30	ms
Power off time	toff	Vcc	1	-	-	ms







14.4.8 USART Timing

Parameter	Parameter Symbol Pin Name Conditions 4.5V ≤ Vcc <5.5V			$2.7V \leq V_{CC} < 4.5V$		Unit		
		Name	Name		Max	Min	Max	
Serial clock cycle time	tscyc	SCKn		4tclk P1	-	4t _{CLKP1}	-	ns
$SCK \downarrow \to SOT$ delay time	t _{SLOVI}	SCKn, SOTn		- 20	+ 20	- 30	+ 30	ns
SOT \rightarrow SCK \uparrow delay time	tovsнi	SCKn, SOTn	Internal shift clock mode	N×tc ^{LKP1} – 20 [*]	-	N×tclkp1 – 30 [*]	-	ns
$SIN \to SCK \uparrow setup time$	tı∨sнı	SCKn, SINn		t _{CLKP} 1 + 45	-	tськр1 + 55	-	ns
$SCK \uparrow \to SIN$ hold time	tsніхі	SCKn, SINn		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKn		t _{CLKP} 1 + 10	-	t _{CLKP1} + 10	-	ns
Serial clock "H" pulse width	ts∺s∟	SCKn		t _{CLKP} 1 + 10	-	t _{CLKP1} + 10	-	ns
SCK $\downarrow \rightarrow$ SOT delay time	tslove	SCKn, SOTn	External shift	-	2t _{CLKP1} + 45	-	2t _{CLKP1} + 55	ns
$SIN \to \ SCK \uparrow setup time$	t _{IVSHE}	SCKn, SINn	clock mode	t _{CLKP} ₁ /2 + 10	-	t _{CLKP1} /2 + 10	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	t _{SHIXE}	SCKn, SINn		t _{CLKP} 1 + 10	-	t _{CLKP1} + 10	-	ns
SCK fall time	tF	SCKn]	-	20	-	20	ns
SCK rise time	t _R	SCKn]	-	20	-	20	ns

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C to + 125°C, CL=50pF)

Notes:

- AC characteristic in CLK synchronized mode.
- C_{L} is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "CY96600 series HARDWARE MANUAL".
- t_{CLKP1} indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKn and SOTn_R is not guaranteed.


*: Parameter N depends on tscyc and can be calculated as follows:


- If $t_{SCYC} = 2 \times k \times t_{CLKP1}$, then N = k, where k is an integer > 2
- If $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$, then N = k + 1, where k is an integer > 1



Examples:

tscyc	N
$4 \times t_{CLKP1}$	2
$5 \times t_{CLKP1}, 6 \times t_{CLKP1}$	3
$7 \times t_{CLKP1}, 8 \times t_{CLKP1}$	4








14.4.9 External Input Timing

Parameter	Symbol	Pin Name	Value		Unit	Remarks
Farameter	Symbol	FILINAILIE	Min	Max	Unit	Remarks
		Pnn_m				General Purpose I/O
		ADTG				A/D Converter trigger input
		TINn		-		Reload Timer
	tinh, tinl	TTGn	- 2t _{CLKP1} +200 (t _{CLKP1} = - 1/f _{CLKP1})*			PPG trigger input
		FRCKn,			ns	Free-Running Timer input
Input pulse width		FRCKn_R				clock
		INn, INn_R				Input Capture
		AINn,				Quadrature
		BINn,				Position/Revolution
		ZINn				Counter
		INTn, INTn_R	200	-	n 0	External Interrupt
		NMI	200		ns	Non-Maskable Interrupt

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

*: t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.





14.4.10 PC Timing

Parameter Symbol		Conditions	Туріса	al Mode	High-Speed Mode ^{*4}		Unit
			Min	Max	Min	Max	•
SCL clock frequency	fscl		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t hdsta		4.0	-	0.6	-	μS
SCL clock "L" width	t∟ow		4.7	-	1.3	-	μS
SCL clock "H" width	tніgн		4.0	-	0.6	-	μS
(Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t susta	C∟ = 50pF,	4.7	4.7 -	0.6	-	μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t hddat	$R = (Vp/I_OL)^{*1}$	0	3.45* ²	0	0.9* ³	μS
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	t _{SUDAT}		250	-	100	-	ns
STOP condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	tsusto		4.0	-	0.6	-	μS
Bus free time between "STOP condition" and "START condition"	tв∪s		4.7	-	1.3	-	μs
Pulse width of spikes which will be suppressed by input noise filter	ts₽	-	0	(1-1.5) × t _{CLKP1} *5	0	(1-1.5) × t _{CLKP1} *5	ns

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = - 40°C to + 125°C)


*1: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and Io_L indicates Vo_L guaranteed current.

*2: The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.

*3: A high-speed mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250ns".

*4: For use at over 100 kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.

*5: t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time.





14.5 A/D Converter

14.5.1 Electrical Characteristics for the A/D Converter

	Becometer Symbol Pin Value Unit						
Parameter	Symbol	Name	Min	Typ	Max	Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	- 3.0	-	+ 3.0	LSB	
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB	
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB	
Zero transition voltage	Vot	ANn	Тур - 20	AVRL + 0.5LSB	Тур + 20	mV	
Full scale transition voltage	V _{FST}	ANn	Тур - 20	AVRH - 1.5LSB	Тур + 20	mV	
Compare time*	-	-	1.0	-	5.0	μS	$4.5V \le AV_{CC} \le 5.5V$
Compare time			2.2	-	8.0	μS	$2.7V \leq AV_{CC} < 4.5V$
Sampling time*	-	-	0.5	-	-	μS	$4.5V \le AV_{CC} \le 5.5V$
Sampling time	-	-	1.2	-	-	μs	$2.7V \le AV_{CC} < 4.5V$
Power supply	IA		-	2.0	3.1	mA	A/D Converter active
current	Іан	AVcc	-	-	3.3	μΑ	A/D Converter not operated
Reference power supply current	I _R	AVRH	-	520	810	μA	A/D Converter active
(between AVRH and AVRL)	I _{RH}		-	-	1.0	μΑ	A/D Converter not operated
Analog input capacity	CVIN	ANn	-	-	15.9	pF	
Analog impedance	RVIN	ANn	-	-	2050	Ω	$4.5V \le AV_{CC} \le 5.5V$
Analog impedance	RVIN	ANII	-	-	3600	Ω	$2.7V \le AV_{CC} < 4.5V$
Analog port input current (during conversion)	Iain	ANn	- 0.3	-	+ 0.3	μΑ	AVss , AVRL <vain <<br="">AV_{CC}, AVRH</vain>
Analog input voltage	Vain	ANn	AVRL	-	AVRH	V	
Reference voltage	-	AVRH	AVcc - 0.1	-	AVcc	V	
range	-	AVRL	AVss	-	AV _{SS} + 0.1	V	
Variation between channels	-	ANn	-	-	4.0	LSB	

$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$


*: Time for each channel.



14.5.2 Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (Tsamp) depends on the external driving impedance Rext, the board capacitance of the A/D converter input pin Cext and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



Rext: External driving impedance

Cext: Capacitance of PCB at A/D converter input

CVIN: Analog input capacity (I/O, analog switch and ADC are contained)

Rvin: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used:


 $Tsamp = 7.62 \times (R_{ext} \times C_{ext} + (R_{ext} + R_{VIN}) \times C_{VIN})$

- Do not select a sampling time below the absolute minimum permitted value. $(0.5\mu s \text{ for } 4.5V \le AV_{CC} \le 5.5V, 1.2\mu s \text{ for } 2.7V \le AV_{CC} < 4.5V)$
- If the sampling time cannot be sufficient, connect a capacitor of about $0.1 \mu F$ to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AVRL| becomes smaller.




14.5.3 Definition of A/D Converter Terms

- Resolution : Analog variation that is recognized by an A/D converter.
- Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero transition point (0b000000000 ←→ 0b000000001) to the full-scale transition point (0b111111110 ←→ 0b11111111).
- Differential nonlinearity error: Deviation from the ideal value of the input voltage that is required to change the output code by 1LSB.
- Total error : Difference between the actual value and the theoretical value. The total error includes zero transition error, full-scale transition error and nonlinearity error.
- Zero transition voltage : Input voltage which results in the minimum conversion value.
- Full scale transition voltage: Input voltage which results in the maximum conversion value.










14.6 Low Voltage Detection Function Characteristics

		$(V_{CC} = AV_{CC} = 1)$	$(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$						
Parameter	Symbol	Conditions		Value	Unit				
i didilicter	Gymbol	Conditions	Min	Тур	Max	Onit			
	V _{DL0}	$CILCR:LVL = 0000_B$	2.70	2.90	3.10	V			
	V _{DL1}	$CILCR:LVL = 0001_B$	2.79	3.00	3.21	V			
	V _{DL2}	$CILCR:LVL = 0010_B$	2.98	3.20	3.42	V			
Detected voltage ^{*1}	V _{DL3}	CILCR:LVL = 0011 _B	3.26	3.50	3.74	V			
-	V _{DL4}	CILCR:LVL = 0100 _B	3.45	3.70	3.95	V			
	V _{DL5}	CILCR:LVL = 0111 _B	3.73	4.00	4.27	V			
	V _{DL6}	CILCR:LVL = 1001 _B	3.91	4.20	4.49	V			
Power supply voltage change rate ^{*2}	dV/dt	-	- 0.004	-	+ 0.004	V/µs			
l hanta na sia ani dih		CILCR:LVHYS=0	-	-	50	mV			
Hysteresis width	V _{HYS}	CILCR:LVHYS=1	80	100	120	mV			
Stabilization time	TLVDSTAB	-	-	-	75	μs			
Detection delay time	td	-	-	-	30	μS			


 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$


*1: If the power supply voltage fluctuates within the time less than the detection delay time (t_d), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.

*2: In order to perform the low voltage detection at the detection voltage (V_{DLX}), be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage.











14.7 Flash Memory Write/Erase Characteristics

Paran	Parameter			Value	•	Unit	Remarks
Farameter		Conditions	Min	Тур	Max	Unit	Reillarks
	Large Sector	T _A ≤ + 105°C	-	1.6	7.5	s	
Sector erase time	Small Sector	-	-	0.4	2.1	s	Includes write time prior to internal erase.
	Security Sector	-	-	0.31	1.65	s	
Word (16-bit) write	Large Sector	T _A ≤ + 105°C	-	25	400	μS	Not including system-level overhead
time	Small Sector	-	-	25	400	μS	time.
Chip erase time		T _A ≤ + 105°C	-	11.51	55.05	S	Includes write time prior to internal erase.

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = 0V, T_A = - 40°C to + 125°C)

Note:

While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage (-0.004V/ μ s to +0.004V/ μ s) after the external power falls below the detection voltage (V_{DLX})^{*1}.

Write/Erase cycles and data hold time

Write/Erase Cycles (Cycle)	Data Hold Time (Year)
1,000	20 ^{*2}
10,000	10 ^{*2}
100,000	5 ^{*2}

*1: See "14.6 Low Voltage Detection Function Characteristics".


*2: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).




15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.


■CY96F647








■CY96F647







■Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode



16. Ordering Information

MCU with CAN Controller

Part Number	Flash Memory	Package*
CY96F643RBPMC-GS-UJE1	Flash A (96.5KB)	100-pin plastic LQFP (LQI100)
CY96F646RBPMC-GS-UJE1	Flash A	100-pin plastic LQFP
CY96F646RBPMC-GS-UJE2	(288.5KB)	(LQI100)
CY96F647RBPMC-GS-UJE1	Flash A	100-pin plastic LQFP
CY96F647RBPMC-GS-UJE2	(416.5KB)	(LQI100)

*: For details about package, see "Package Dimension".


MCU without CAN Controller

Part Number	Flash Memory	Package*		
CY96F643ABPMC-GS-UJE1	Flash A	100-pin plastic LQFP		
	(96.5KB)	(LQI100)		
CY96F645ABPMC-GS-UJE2	Flash A	100-pin plastic LQFP		
C190F045ABF10C-G3-03E2	(160.5KB)	(LQI100)		

*: For details about package, see "Package Dimension".



17. Package Dimension



SYMBOL	DIMENSIONS				
STMBOL	MIN.	NOM.	MAX.		
A	—	—	1.70		
A1	0.05	—	0.15		
b	0.15	—	0.27		
с	0.09	—	0.20		
D	16.00 BSC				
D1	14.00 BSC				
e	0.50 BSC				
E	16.00 BSC				
E1	14.00 BSC				
L	0.45	0.60	0.75		
L1	0.30	0.50	0.70		

NOTES

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- A DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING
- LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUM SA-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- ÂDIMENSIONS DI AND EI DO NOTINCLUDE MOLD PROTRUSION. ALLOW ABLE PROTRUSION IS 0.25mm PRE SIDE.
- DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- ☆ REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOW ER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETW EEN THE UPPER AND LOW ER SECTIONS OF THE MOLDER BODY.
- ▲ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08m m. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- 9 THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOW EST POINT OF THE PACKAGE BODY.

002-11500 *A

PACKAGE OUTLINE, 100 LEAD LQFP 14.0X14.0X1.7 MM LQI100 REV*A



18. Major Changes

Spansion Publication Number: MB96640_DS704-00009

Page	Section	Change Results
Revision 1	1.0	
-	-	Initial release
Revision 2	2.0	
4	Features	Changed the description of "External Interrupts" Interrupt mask and pending bit per channel → Interrupt mask bit per channel
26 to 29	Handling Precautions	Added a section
37	Electrical Characteristics 3. DC Characteristics (1) Current Rating	Changed the Conditions for I _{CCSRCH} CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz, \rightarrow CLKS1/2 = CLKP1/2 = CLKRC = 2MHz, Changed the Conditions for I _{CCSRCL} CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz \rightarrow
38		$\begin{array}{c} \label{eq:clkS1/2} CLKP1/2 = CLKRC = 100kHz \\ \hline \end{tabular} Changed the Conditions for I_{CCTPLL} \\ \end{tabular} PLL Timer mode with CLKP1 = 32MHz \\ \hline \end{tabular} \\ \hline \end{tabular} \\ \hline \end{tabular} \\ \hline \end{tabular} PLL Timer mode with CLKPLL = 32MHz \\ \hline \end{tabular} $
39		(CLKPLL, CLKMC and CLKSC stopped) Changed the annotation *2 Power supply for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current. → The current for "On Chip Debugger" part is not included.
50	4. AC Characteristics (10) I ² C timing	Added parameter, "Noise filter" and an annotation *5 for it Added tsP to the figure
52	5. A/D Converter (2) Accuracy and Setting of the A/D Converter Sampling Time	Deleted the unit "[Min]" from approximation formula of Sampling time
57	7. Flash Memory Write/Erase Characteristics	Changed the condition (V _{CC} = AV _{CC} = 2.7V to 5.5V, VD=1.8V±0.15V, V _{SS} = AV _{SS} = 0V, T _A = - 40°C to + 125°C) \rightarrow (V _{CC} = AV _{CC} = 2.7V to 5.5V, V _{SS} = AV _{SS} = 0V, T _A = - 40°C to + 125°C)



Page	Section	Change Results
57	Electrical Characteristics 7. Flash Memory Write/Erase Characteristics	Changed the Note While the Flash memory is written or erased, shutdown of the external power (VCC) is prohibited. In the application system where the external power (VCC) might be shut down while writing, be sure to turn the power off by using an external voltage detector. → While the Flash memory is written or erased, shutdown of the external power (VCC) is prohibited. In the application system where the external power (VCC) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.
Revision 2	2.1	
-	-	Company name and layout design change

NOTE: Please see "Document History" about later revised information.

Page	Section	Change Results					
Rev. *B	Rev. *B						
-	Marketing Part Numbers changed from an MB pre	efix to a CY prefix.					
5, 7, 60, 61	 Product Lineup Pin Assignment Ordering Information Package Dimension 	Package description modified to JEDEC description. FPT-100P-M20 → LQI100					
60	17. Package Dimension 16. Ordering Information	Revised Marketing Part Numbers as follows: Before) MCU with CAN controller MB96F643RBPMC-GSE1 MB96F645RBPMC-GSE2 MB96F645RBPMC-GSE1 MB96F646RBPMC-GSE2 MB96F647RBPMC-GSE1 MB96F647RBPMC-GSE2 MB96F647RBPMC-GSE1 MB96F647RBPMC-GSE2 MB96F647RBPMC-GSE2 MCU without CAN controller MB96F643ABPMC-GSE2 MB96F645ABPMC-GSE2 MB96F645ABPMC-GSE2 MB96F645ABPMC-GSE2 MB96F645ABPMC-GSE2 MB96F645ABPMC-GSE2 After) MCU with CAN controller CY96F643RBPMC-GS-UJE1 CY96F647RBPMC-GS-UJE2 CY96F647RBPMC-GS-UJE2 MCU without CAN controller CY96F643ABPMC-GS-UJE2 MCU without CAN controller CY96F643ABPMC-GS-UJE2					



Document History

Document Title: CY96640 Series, F²MC-16FX 16-Bit Microcontroller

Document Number: 002-04713

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	KSUN	01/31/2014	Migrated to Cypress and assigned document number 002-04713. No change to document contents or format.
*A	5149634	KSUN	02/25/2016	Updated to Cypress template.
*В	6033802	MIYH	01/16/2018	Updated Document Title to read as "CY96640 Series, F ² MC-16FX 16-Bit Microcontroller". Replaced MB96640 Series with CY96640 Series in all instances across the document. Changed the prefix of all MPNs from MB to CY in all instances across the document. Updated Ordering Information. For details, please see 18. Major Changes.
*C	6600034	KSUN	06/20/2019	Updated to new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

© Cypress Semiconductor Corporation, 2013-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hardware produces (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compliation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising form any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component o

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.