



P-channel 500 V, 3 Ω typ., 2.8 A Zener-protected SuperMESH™ Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	e V _{DS} R _{DS(on)} max.		ΙD	Ртот
STD3PK50Z	500 V	4 Ω	2.8 A	70 W

- Gate charge minimized
- Extremely high dv/dt capability
- 100% avalanche tested
- Very low intrinsic capacitance
- Improved ESD capability

Applications

• Switching applications

Description

This high-voltage device is a Zener-protected P-channel Power MOSFET developed using the SuperMESH™ technology by STMicroelectronics, an optimization of the well-established PowerMESH™. In addition to a significant reduction in on-resistance, this device is designed to ensure a high level of dv/dt capability for the most demanding applications.

Table 1: Device summary

Order code	Marking	Package	Packing
STD3PK50Z	3PK50Z	DPAK	Tape and reel



For the P-channel Power MOSFET, current and voltage polarities are reversed.

May 2017 DocID18280 Rev 3 1/15

Contents STD3PK50Z

Contents

1	Electric	eal ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK package information	9
	4.2	DPAK packing information	12
5	Revisio	n history	14

STD3PK50Z Electrical ratings

1 Electrical ratings



For the P-channel Power MOSFET, current and voltage polarities are reversed.

Table 2: Absolute maximum ratings

Symbol	Parameter		Unit	
V _{DS}	Drain-source voltage	500	V	
Vgs	Gate-source voltage	±30	٧	
l-	Drain current (continuous) at T _C = 25 °C	2.8	Α	
ID	Drain current (continuous) at T _C = 100 °C	1.8	Α	
I _{DM} ⁽¹⁾	Drain current (pulsed)	11	Α	
Ртот	Total dissipation at $T_C = 25$ °C	85	W	
I _{AS}	Single-pulse avalanche current (pulse width limited by T_{jmax})	2.8	Α	
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AS}$, $V_{DD} = 50$ V)	200	mJ	
dv/dt ⁽²⁾	Peak diode recovery voltage slope	40	V/ns	
ESD	Gate-source human body model (R = 1.5 k Ω , C = 100 pF)	3	kV	
T _{stg}	Storage temperature range	55 to 150	°C	
Tj	Operating junction temperature range	-55 to 150		

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.47	°C/W
R _{thj-pcb}	Thermal resistance junction-pcb	50	°C/W

 $^{^{(1)}}$ Pulse width is limited by safe operating area.

 $^{^{(2)}}I_{SD} \le 2.8$ A, di/dt ≤ 200 A/ μ s, $V_{DD(peak)} \le V_{(BR)DSS}$

Electrical characteristics STD3PK50Z

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)



For the P-channel Power MOSFET, current and voltage polarities are reversed.

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	500			V
	Zara gata valtaga drain	V _{GS} = 0 V, V _{DS} = 500 V			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 500 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 1.4 A		3	4	Ω

Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	530	-	pF
Coss	Output capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	50	-	pF
Crss	Reverse transfer capacitance	VG3 - 0 V	-	25	-	pF
C _{o(tr)} ⁽¹⁾	Time-related equivalent capacitance	V 0 V 0 to 400 V	1	32	-	pF
C _{o(er)} ⁽²⁾	Energy-related equivalent capacitance	$V_{GS} = 0$, $V_{DS} = 0$ to 400 V	-	23	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	4.7	-	Ω
Q_g	Total gate charge	$V_{DD} = 400 \text{ V}, I_D = 2.8 \text{ A},$	-	29	-	nC
Q_{gs}	Gate-source charge	V _{GS} = 0 to 10 V (see <i>Figure 14:</i> " <i>Gate</i>	-	4.3	-	nC
Q_{gd}	Gate-drain charge	charge test circuit")	-	15	-	nC

Notes:

 $^{^{(1)}}$ Defined by design, not subject to production test.

 $^{^{(1)}}$ Co_(tr) is defined as the constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

 $^{^{(2)}}$ Co_(er) is defined as the constant equivalent capacitance giving the same stored energy as Coss when VDs increases from 0 to 80% VDss.

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t _{d(on)}	Turn-on delay time	V _{DD} = 250 V, I _D = 1.4 A,	-	16	-	ns		
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	15	-	ns		
t _{d(off)}	Turn-off delay time	(see Figure 13: "Switching times test circuit for resistive	-	46	-	ns		
t _f	Fall time	load")	-	26	-	ns		

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		ı		2.8	Α
I _{SDM}	Source-drain current (pulsed)				11.2	Α
V _{SD} ⁽¹⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 35 A	ı		1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 2.8 \text{ A},$	-	220		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V,di/dt} = 100 \text{ A/µs}$ (see Figure 15: "Test circuit for	-	1.6		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	14		Α
t _{rr}	Reverse recovery time	I _{SD} = 2.8 A,	-	280		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V,di/dt = 100 A/µs, T _J = 150 °C	-	2.1		μC
I _{RRM}	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	15		Α

Notes:


Table 8: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO} \\$	Gate-source breakdown voltage	I _{GS} = ±1 mA (open drain)	30			V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


 $^{^{(1)}}$ Pulse test: pulse duration = 300 μ s, duty cycle 1.5%


2.1 Electrical characteristics (curves)














Figure 8: Gate charge vs. gate-source voltage VDS(V) VDD=400V (V) VDS ID=2.8A 400 12 350 10 300 8 250 200 6 150 4 100 2 50 0 0 20 10 15 25 30 Q_g(nC) 5 0







Figure 10: Normalized gate threshold voltage vs. temperature AM11266v1 VGS(th) (norm) ID= 100 μA 1.10 1.00 0.90 0.80 0.70 -75 -25 25 75 125 T_J(°C)






Test circuits STD3PK50Z

3 Test circuits





STD3PK50Z Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 DPAK package information




Figure 16: DPAK (TO-252) type A package outline

10/15

Table 9: DPAK (TO-252) type A mechanical data

D	,	mm	
Dim.	Min.	Тур.	Max.
А	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	4.60	4.70	4.80
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°





Figure 17: DPAK (TO-252) type A recommended footprint (dimensions are in mm)

Package information STD3PK50Z

4.2 DPAK packing information

Figure 18: DPAK (TO-252) tape outline



Tape slot in core for tape start 2.5mm min.width

AM06038v1

Figure 19: DPAK (TO-252) reel outline

Table 10: DPAK (TO-252) tape and reel mechanical data

Таре				Reel	
Dim	m	ım	Dim	r	nm
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	А		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Е	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Bas	e qty.	2500
P1	7.9	8.1	Bull	k qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

Revision history STD3PK50Z

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
26-Nov-2010	1	First release.
31-Aug-2012	2	Document status promoted from preliminary data to production data. Minor text changes on the cover page.
05-May-2017	3	Updated <i>Table 7: "Source drain diode"</i> . Minor text changes

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

