

[Order](http://www.ti.com/product/TPS65313-Q1?dcmp=dsproject&hqs=SLDS222sandbuy&#samplebuy) Now

[TPS65313-Q1](http://www.ti.com/product/tps65313-q1?qgpn=tps65313-q1)

SLDS222B –OCTOBER 2019–REVISED MARCH 2020

TPS65313-Q1 Wide-VIN Power-Management IC for Automotive Applications

1 Device Overview

1.1 Features

- AEC-Q100 qualified for automotive applications: – Device temp grade 1:-40°C to +125°C, T_A
- Supports system-level functional safety requirements up to ASIL-C (ISO 26262) and SIL-2 (IEC 61508)
- Synchronous buck preregulator (BUCK1)
	- Input voltage range from 4 V to 36 V
	- Output currents up to 3.1 A
	- Factory-selectable output voltage: 3.3 V or 3.6 V
- Synchronous buck regulator (BUCK2)
	- Fixed input voltage: 3.3 V or 3.6 V
	- Output currents up to 2 A
	- Factory-selectable output voltage: 1.2 V, 1.25 V, 1.8 V, or 2.3 V
- Synchronous boost converter (BOOST)
	- Fixed input voltage of 3.3 V or 3.6 V
	- Output currents up to 600 mA
	- Output voltage of 5 V

1.2 Applications

- • Automotive radar and camera applications
- Automotive sensor fusion applications
- Phase-locked loop (PLL)
	- Output frequency around 2.2 MHz
	- Supports modulated or unmodulated external clock at SYNC_IN pin

Support & **[Community](http://www.ti.com/product/TPS65313-Q1?dcmp=dsproject&hqs=SLDS222support&#community)**

- For all regulators
	- Soft-start feature
	- Independent voltage monitoring with diagnostics
	- Overcurrent, overload, overvoltage, undervoltage, and thermal protection – Internal loop compensation
- Integrated adaptively randomized spread spectrum (ARSS) modulation for regulator switching clock
- 3-µA quiescent current in the OFF state
- SPI for control and diagnostics
- Two general-purpose external-voltage monitors
- Integrated Q&A watchdog and reset supervisor for MCU or DSP
- Thermally enhanced 40-Pin VQFNP package with 0.5-mm pitch
- Industrial radar applications
- Building and factory automation applications

1.3 Description

The TPS65313-Q1 device is a power management IC (PMIC) that meets the requirements of MCUcontrolled or DSP-controlled automotive, industrial, machinery, or transportation systems. With the integration of commonly used features, the device helps reduce board space and system cost.

The device includes one wide-VIN synchronous buck regulator (BUCK1) combined with one low-voltage (LV) buck regulator (BUCK2) and one boost converter (BOOST), which are powered from the wide-VIN buck regulator (BUCK1). The device features a low quiescent current in the OFF state to reduce current consumption in case the system is permanently connected to the supply. All outputs are protected against overvoltage, overload, and overtemperature conditions.

Device Information(1)(2)

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) 2-bit hexadecimal device configuration value is mapped to the DEV_ID register.

1.3.1 Functional Block Diagram

Figure 1-1. Device Functional Block Diagram

RUMENTS

Table of Contents

2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

3 Description (continued)

All regulated supply outputs with independent monitoring and protection functions can support up to ASIL-C and SIL-2 system-level functional safety requirements, including mandatory and programmable diagnostics (analog and logic built-in-self-test) to prevent latent faults. The device also integrates a programmable supervisor, watchdog functions, and a MCU or DSP error pin monitor.

4 Device Option Table

(1) 2-bit hexadecimal device configuration value is mapped to the DEV_ID register.

5 Pin Configuration and Functions

[Figure](#page-4-2) 5-1 shows the 40-pin RWG Plastic Quad Flatpack - No Lead Outline.

Figure 5-1. 40-Pin RWG VQFNP (Top View)

5.1 Pin Attributes

Pin Attributes(1)

(1) $I = input$, $O = output$, $I/O = input$ and output, $PWR = power$, $GND = ground$.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted).⁽¹⁾

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) -2V for 10 ns.

 (3) V_{BOOST} + 2V for 10 ns

(4) I_{max} = 40 mA max allowed current in substrate diode for t < 2 ms. For more negative voltage level series resistor is required.

6.2 ESD Ratings

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

(1) This initial voltage needs to be present for >100 ms and device must be started-up from the OFF State to one of the powered-up states (RESET, DIAGNOSTIC, ACTIVE or SAFE State) before battery voltage is allowed to drop to ranges specified in R1.2a

7

Recommended Operating Conditions *(continued)*

6.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953.](http://www.ti.com/lit/an/spra953c/spra953c.pdf)

6.5 Power-On-Reset, Current Consumption, and State Timeout Characteristics

VIN/AVIN/VIN_SAFE = 4V to 36V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.

6.6 PLL/Oscillator and SYNC_IN Pin Characteristics

VIN/AVIN/VIN_SAFE = 4V to 36V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted

8

Specifications Copyright © 2019–2020, Texas Instruments Incorporated

PLL/Oscillator and SYNC_IN Pin Characteristics *(continued)*

(1) The input SYNC_IN clock can be modulated in a staircase (triangular) fashion step-by-step, with minimum step duration of 50 µs and clock frequency change of 50 kHz to 100 kHz.

(2) After the PLL is locked, SYNC_IN clock can change within ranges defined by f_{PL_LOCK} with maximum frequency step defined by fDITHER_STEP_SYNC.

6.7 Wide-VIN Synchronous Buck Regulator (Wide-VIN BUCK) Characteristics

(1) Total output capacitance, C_{BUCK1} , including board parasitic capacitance, should not exceed 100 μ F.
(2) Refer to Regulator LC Selection table for inductor and capacitor values.

(2) Refer to Regulator LC Selection table for inductor and capacitor values.
(3) Advanced thermal design may be required to avoid thermal shutdown.

Advanced thermal design may be required to avoid thermal shutdown.

(4) Some of the BUCK1 performance electrical parameters may not be met when VIN/AVIN/VIN_SAFE ≤ 6.

Copyright © 2019–2020, Texas Instruments Incorporated *Specifications*

Wide-VIN Synchronous Buck Regulator (Wide-VIN BUCK) Characteristics *(continued)*

6.8 Low-Voltage Synchronous Buck Regulator (LV BUCK) Characteristics

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.⁽¹⁾

(1) Total output capacitance, C_{BUCK2} , including board parasitic capacitance, should not exceed 100 µF.

Low-Voltage Synchronous Buck Regulator (LV BUCK) Characteristics *(continued)*

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.^{[\(1\)](#page-10-1)}

(2) Refer to Regulator LC Selection table for inductor and capacitor values.
(3) Advanced thermal design may be required to avoid thermal shutdown.

Advanced thermal design may be required to avoid thermal shutdown.

6.9 Synchronous Boost Converter (BOOST) Characteristics

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.⁽¹⁾

(1) Total capacitance, C_{BOOST} , including board parasitic capacitance, should not exceed 100 μ F.

Copyright © 2019–2020, Texas Instruments Incorporated *Specifications*

Synchronous Boost Converter (BOOST) Characteristics *(continued)*

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.^{[\(1\)](#page-11-1)}

(2) Refer to Regulator LC Selection table for inductor and capacitor values.
(3) Advanced thermal design may be reguired to avoid thermal shutdown. Advanced thermal design may be required to avoid thermal shutdown.

6.10 Internal Voltage Regulator (VREG) Characteristics

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.

(1) $C_{VREG_OUT} = 1.2 \, \mu F$ to 3.3 μF

Internal Voltage Regulator (VREG) Characteristics *(continued)*

6.11 Voltage Monitors for Regulators Characteristics

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.

Voltage Monitors for Regulators Characteristics *(continued)*

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.

6.12 External General Purpose Voltage Monitor Characteristics

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.

External General Purpose Voltage Monitor Characteristics *(continued)*

6.13 VIN and VIN_SAFE Under-Voltage and Over-Voltage Warning Characteristics

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.

(1) Default setting can be modified after power-up event through SPI mapped register bits VIN_BAD_TH [1:0]. Default setting is VIN_BAD_TH [1:0] = b00 (5.8 V to 6.6 V)

(2) VIN_GD is asserted when battery voltage at AVIN pin is greater than POR threshold AND less than OV threshold

6.14 WAKE Input Characteristics

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.

Copyright © 2019–2020, Texas Instruments Incorporated *Specifications*

WAKE Input Characteristics *(continued)*

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.

6.15 NRES (nRESET) output Characteristics

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.

(1) Total external capacitance on NRES pin should be less than 200 pF.

6.16 ENDRV/nIRQ output Characteristics

VIN/AVIN/VIN_SAFE = 4V to 36V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted⁽¹⁾

(1) Total external capacitance on ENDRV/nIRQ pin should be less than 200 pF.

6.17 Analog DIAG_OUT

VIN/AVIN/VIN_SAFE = 4V to 36V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted

(1) As nominal regulation voltage of AVDD1 and AVDD2, V_{ADDx} is 3.5 V. The nominal voltage measured at the DIAG_OUT pin is 0.8 V. Tolerance range of V_{AVDDx} is ± 5 %.

6.18 Digital INPUT/OUTPUT IOs (*SPI Interface IOs, DIAG_OUT/SYNC_OUT, MCU_ERROR***)**

VIN/AVIN/VIN_SAFE = 4 V to 36 V, $T_A = -40^{\circ}$ C to 125°C, T_A up to 150°C, unless otherwise noted.

6.19 BUCK1, BUCK2, BOOST Thermal Shutdown / Over Temperature Protection Characteristics

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.

6.20 PGNDx Loss Detection Characteristics

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.

6.21 SPI Timing Requirements

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.⁽¹⁾

(1) Capacitance at $C_{SDO} = 100$ pF

Copyright © 2019–2020, Texas Instruments Incorporated *Specifications*

SPI Timing Requirements *(continued)*

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.^{[\(1\)](#page-17-1)}

6.22 SPI Characteristics

VIN/AVIN/VIN_SAFE = 4 V to 36 V, T_A = -40°C to 125°C, T_J up to 150°C, unless otherwise noted.

Figure 6-1. SPI Timing Parameters

6.23 Typical Characteristics

Typical Characteristics *(continued)*

Typical Characteristics *(continued)*

Typical Characteristics *(continued)*

7 Parameter Measurement Information

Figure 7-1. VIN Rising and Falling Ranges (With EXTSUP Supplied by VBOOST and VBUCK1 = 3.3 V)

Figure 7-2. VIN Rising and Falling Ranges (With EXTSUP Not Present or Connected, and V_{BUCK1} = 3.3 V)

Figure 7-3. Modulated SYNC Input Clock (General Example With ±14% Variation and 100-kHz Steps)

Figure 7-4. Regulator Load-Step Response

Parameter Measurement Information
 Parameter Measurement Information

Copyright © 2019–2020, Texas Instruments Incorporated

Table 7-1. Regulator LC Selection

(1) Inductor variation is ±30% (including 10% variation for standard component-value selection).

(2) The C_{OUT_MIN} and C_{OUT_MAX} parameters are the total capacitance values and proper capacitor selection must consider capacitor variation and derating.

8 Detailed Description

8.1 Overview

The TPS65313-Q1 device is a power management IC (PMIC), and meets the requirements of the MCUcontrolled and DSP-controlled automotive systems (such as advanced driver assistance, industrial, machinery, and transportation systems). With its integration of commonly used features, it helps to significantly reduce board space and system costs.

The device includes one wide-VIN synchronous buck regulator that is connected to an input supply, one low-voltage buck regulator, and one low-voltage boost converter, which are powered by the wide-VIN buck regulator. The device has a minimum circuitry and monitors the WAKE pin for the device power-up, which reduces the current consumption in case the system is constantly connected to the supply line (like KL30 in case of automotive applications). All outputs are protected against overvoltage, overload, and overtemperature events.

An internal soft-start feature makes sure startup is controlled for all supplies.

All regulated supply outputs, along with supply monitoring and protection functions, fulfill up to ASIL-C system level requirements. The TPS65313-Q1 device also integrates programmable supervisor function, watchdog function, and MCU or DSP error pin monitors to detect malfunction of the system MCU or DSP.

8.2 Functional Block Diagram

8.3 Wide-VIN Buck Regulator (BUCK1)

8.3.1 Fixed-Frequency Voltage-Mode Step-Down Regulator

The BUCK1 regulator is a wide input-voltage range, low quiescent current, high performance regulator with internal compensation. This regulator is designed to minimize end-product cost and size while operating in demanding automotive, industrial, transportation, and heavy machinery environments. A fixed 2.2-MHz switching frequency allows the use of small passive components, and keeps the fundamental and higher harmonics greater than the AM band, which enables a simple input filtering scheme.

8.3.2 Operation

The BUCK1 regulator operates with a constant switching frequency even under light-load conditions. During low input-voltage and output-voltage conditions where the BUCK1 regulator must reduce the ontime or off-time to less than the specified minimum, the frequency is reduced to maintain the effective duty cycle required for regulation. This reduction can occur for light loads or for high input-voltage and outputvoltage ratios. During high input-voltages greater than 28 V, the BUCK1 regulator can go to the pulseskipping mode.

8.3.3 Voltage Monitoring (Monitoring and Protection)

The voltage-regulation loop regulates output voltage by maintaining the voltage on the VSENSE1 pin to be the same as the internal regulation-voltage reference. Two sets of independent programmable resistordividers are integrated; one for regulation loop and another one for under-voltage (UV), overvoltage (OV) and overvoltage protection (OVP) monitoring.

If the VSENSE1 pin is shorted to ground, the output voltage does not exceed the threshold level for BUCK1 overvoltage protection. Eventually, the BUCK1 regulator is disabled by setting the overvoltageprotection flag status bit.

8.3.4 Overcurrent Protection (Monitoring and Protection)

Currents through both the high-side (HS) power MOSFET and the low-side (LS) power MOSFET are continuously monitored to protect the internal power MOSFETs from damage. Current through each MOSFET is compared against two threshold levels (I_{HS/LS} SCG ILIM_BUCK1 and I_{HS/LS_OVC_LIM_BUCK1}). The former is to detect a short-circuit event and the latter is to detect an overload condition where the BUCK1 regulator is loaded with a current higher than what is specified.

If either the HS MOSFET current or the LS MOSFET current exceeds their respective overload current limits (I_{HS} ovc_{ILIM} BUCK1 and I_{LS} ovc_{ILIM} BUCK1) an overload event is detected and the BUCK1_OVC status bit is set in the SAFETY_BUCK1_STAT1 register; however, the regulator does not shut down. As the external inductor current continues to increase, and if either the HS MOSFET current or the LS MOSFET current exceeds their respective short-circuit current limit (I_{HS_SCG_ILIM_BUCK1} and I_{LS_SCG_ILIM_BUCK1}), then the HS MOSFET is turned off immediately and the LS MOSFET is turned on, until the inductor current decreases to less than the overload threshold ($I_{LSOVC~ILM~BUCK1}$). The BUCK1 regulator is then disabled and the BUCK1_SCG status bit is set in the SAFETY_BUCK1_STAT1 register. This double-sampling scheme allows for any overcurrent event to be detected either through a HS or LS MOSFET, especially when the BUCK1 regulator operates at a low duty cycle with a high input supply voltage. The BUCK1_SCG_OFF_EN configuration bit setting selects the device response after a short-circuit detection.

If the BUCK1_SCG_OFF_EN bit is set to 1b, the following occurs:

- The BUCK1 regulator, BUCK2 regulator, and BOOST converter are disabled, while enabling discharge through the internal resistor.
- The device goes into the OFF state.
- The BUCK1_SCG status bit is latched in the Analog_Latch (to preserve it) while the device is in the OFF state and presented to the system MCU during the next power-up event from the OFF state.

If the BUCK1_SCG_OFF_EN bit is set to 0b, the following occurs:

- The BUCK1 regulator, BUCK2 regulator, and BOOST converter are disabled, while disabling discharge through the internal resistor.
- The device goes into the SAFE state.
	- Eventually, as the BUCK1 regulator, BUCK2 regulator, and BOOST converter discharges to less than the UV threshold, a global RESET state condition is met, as long as one regulator UV event is configured as a RESET state event (as an example, the BUCK1_UV_RST_EN bit is set to 1b) and the device goes into the RESET state. When the device goes into the RESET state, the BUCK1 regulator is enabled again (its default value). After the BUCK1 output exceeds the UV threshold, the BUCK2 regulator is enabled, followed by the BOOST converter.
	- All the BUCK1 monitoring and protection mechanisms are active, and if any critical condition is still present, the BUCK1 regulator stays disabled. If the BUCK1 regulator never recovers while in the RESET state, the RESET state time-out event puts the device in the OFF state.
- The ENDRV/nIRQ pin is driven low.
- The device error counter increments.

The LS MOSFET is also protected by detection circuitry for cycle-by-cycle sink-current limit. This detection circuitry protects the LS MOSFET from excessive reverse current caused by switching the PH1 or PH1A pin to PGND1 or PGND1A. If the LS sinking current exceeds the $I_{LS~SINK~BUCK1}$ sink-current limit, an event is detected and the BUCK1_LS_SINK_OVC SPI status bit is set in the SAFETY_BUCK1_STAT1 register. If the event duration is longer than 20 µs (typical) the BUCK1 regulator is turned off. The inductor current continues to flow to the supply at the VIN pin through the body diode of the HS MOSFET. The BUCK1_LS_SINK_OVC_OFF_EN configuration bit setting selects the device response after the LS sink current-limit detection.

If the BUCK1_LS_SINK_OVC_OFF_EN bit is set to 1b, the following occurs:

- The device goes into the OFF state.
- The LS sink current limit of the BUCK1 regulator is latched in the Analog_Latch (to preserve it) while the device is in the OFF state and presented to the system MCU during the next power-up event from the OFF state.

If the BUCK1_LS_SINK_OVC_OFF_EN bit is set to 0b, the following occurs:

- The device goes into the SAFE state with all switched-mode regulators disabled and with the resistive discharge circuit disabled.
- The ENDRV/nIRQ pin is driven low to interrupt the system MCU.
- The device error counter increments.

The LS sink current-limit event can also be detected when the regulator is enabled and when its output has not been discharged to less than the voltage level defined by the $V_{\text{BUCH RESTART LEVEL}}$ voltage. Therefore, the LS sink current-limit event is masked when the BUCK1 regulator is enabled, until the BUCK1 output voltage (V_{BUCK1}) exceeds its UV-threshold level.

(1) When the BUCK1 load current continues to increase to greater than the maximum specified load, an UV event can occur.

Figure 8-1. The Wide-VIN BUCK1 Short-Circuit Event

8.3.5 Thermal Warning and Shutdown Protection (Monitoring and Protection)

Wide-VIN BUCK regulator integrates a dedicated thermal sense cell with thermal warning and shutdown thresholds. Thermal warning and shutdown are built-in monitoring and self-protection mechanisms that limit junction temperature and help prevent damage due to thermal overstress.

If the junction temperature exceeds the thermal warning level (T_{WARNTH}) , then the BUCK1_OT_WARN status bit is set. If the BUCK1_OT_WARN_IRQ_EN bit is set to 1b and if the ENDRV/nIRQ pin is driven high, then the ENDRV/nIRQ is driven low to interrupt the external MCU.

If the junction temperature exceeds the thermal shutdown level $(T_{\text{SID TH-R}})$, the state of the device and BUCK1 regulator depends on the setting of the BUCK1_OT_OFF_EN configuration bit.

If the BUCK1_OT_OFF_EN bit is set to 1b, all of the following occurs:

- The device goes into the OFF state and all regulators are disabled.
- The BUCK1_OT_STD status bit is set and latched in the Analog_Latch, (to preserve it) while the device is in the OFF state, and is presented to the system MCU during the next power-up event from the OFF state.

If the BUCK1_OT_OFF_EN bit is set to 0b, all of the following occurs:

- The BUCK1 OT STD status bit is set.
- The BUCK1 regulator, BUCK2 regulator, and BOOST converter are disabled, but the resistive discharge circuit is not enabled.
- The device goes into the SAFE state.

NOTE

Eventually, as the BUCK1 regulator, BUCK2 regulator, and BOOST converter discharges to less than the UV threshold, a global RESET condition is met (as long as one regulator UV event is configured as a RESET event) and the device goes into the RESET state. When the device enters the RESET state, the BUCK1 regulator is enabled again (its default state). After the BUCK1 output exceeds its UV threshold, the BUCK2 regulator is enabled followed by the BOOST converter.

All the BUCK1 monitoring and protection mechanisms are active and, if any critical condition is still present, the BUCK1 regulator is disabled again. If the BUCK1 regulator never recovers while in the RESET state, the RESET state time-out event puts the device in the OFF state.

- The ENDRV/nIRQ pin is asserted low.
- The device error counter increments.

The junction temperature decreases after the BUCK1 regulator is disabled. In the OFF state, the junction temperature monitor is disabled to reduce power dissipation. The junction temperature monitor is enabled again after the device detects a valid wake-up event. The BUCK1 regulator (and the device) can be restarted only when the junction temperature decreases to less than $T_{WARN_TH} - T_{WARN_TH_HYS}$.

The device error counter and its power-down threshold is a protection mechanism against multiple restarts caused by a persistent failure condition.

8.3.6 Overvoltage Protection (OVP) (Monitoring and Protection)

The BUCK1 overvoltage protection (OVP) is a built-in self-protection to limit the maximum output voltage of the BUCK1 regulator and protect external system peripherals supplied by the BUCK1 regulator. When a BUCK1 OVP condition is detected, the BUCK1_OVP_OFF_EN configuration bit setting selects the state of the device and BUCK1 regulator.

If the BUCK1_OVP_OFF_EN configuration bit is set to 1b, all of the following occurs:

- The device goes into the OFF state and all regulators are disabled.
- The BUCK1_OVP status bit is set and latched in the Analog_Latch to be preserved while the device is in the OFF state and presented to the system MCU during the next power-up event from the OFF state.

If the BUCK1_OVP_OFF_EN bit is set to 0b, all of the following occurs:

- The BUCK1 regulator is disabled.
- The device goes into the SAFE state.

NOTE

As the BUCK1 output discharges to less than its UV threshold, a global RESET condition is met and the device eventually goes into the RESET state. When the device enters the RESET state, the BUCK1 regulator is enabled again (its default state). All the BUCK1 monitoring and protection mechanisms are active and, if any critical condition is still present, the BUCK1 regulator is disabled again. If the BUCK1 regulator never recovers while in the RESET state, the RESET state time-out event puts the device in the OFF state.

- The BUCK1 OVP status bit is set.
- The device error counter increments.
- The ENDRV/nIRQ pin is driven low.

The device error counter and its power-down threshold is a protection mechanism against multiple restarts caused by a persistent failure condition.

8.3.7 Extreme Overvoltage Protection (EOVP) (Monitoring and Protection)

The BUCK1 extreme overvoltage protection (EOVP) detects fast voltage increases that are caused by a fault, either internal or external, to the TPS65313-Q1 device. A built-in protection mechanism is implemented to protect the downstream switched-mode BUCK2 regulator and BOOST converter.

The thresholds is set at 4 V (with $\pm 4\%$ variation) regardless of the setting of the BUCK1 output voltage. When a BUCK1 EOVP condition is detected, the BUCK1 regulator, the BUCK2 regulator, and the BOOST converter are immediately disabled and the device goes into the OFF state.

8.4 Low-Voltage Buck Regulator (BUCK2)

8.4.1 Fixed-Frequency Peak-Current Mode Step-Down Regulator

The BUCK2 regulator is a low voltage, low quiescent current, and high performance regulator with internal compensation. The BUCK2 regulator is designed to reduce cost and size of the system while meeting requirements for demanding automotive, industrial, transportation, and heavy machinery environments. The operating switching frequency is fixed at 2.2 MHz. This regulator uses small passive components and reduces AM band noise filtering costs.

8.4.2 Operation

The BUCK2 regulator operates with a constant switching frequency under any load condition. Under low input-voltage and output-voltage conditions, where the BUCK2 regulator must decrease the on-time or offtime to less than the specified minimum, the switching frequency decreases to maintain the effective duty cycle required for regulation.

8.4.3 Output Voltage Monitoring (Monitoring and Protection)

The voltage-regulation loop regulates output voltage by maintaining the voltage on the VSENSE2 pin to be the same as the internal regulation-voltage reference. Two independent resistor dividers are integrated from the VSENSE2 pin to ground. One resistor divider is for the regulation loop and the other resistor divider is for output undervoltage (UV), overvoltage (OV) and overvoltage protection (OVP) monitoring.

If the VSENSE2 pin is shorted to ground, then the output voltage does not exceed the threshold level for BUCK2 overvoltage protection. Eventually, the BUCK2 regulator is disabled while the status bit for the BUCK2 overvoltage protection flag is set.

NOTE

The comparator for BUCK2 overvoltage protection stays enabled even after the BUCK2 regulator is disabled. If the comparator still detects an overvoltage condition even after the BUCK2 regulator is disabled, then the BUCK1 regulator is disabled and the device goes into the OFF state.

8.4.4 Overcurrent Protection (Monitoring and Protection)

Currents through both the high-side (HS) power MOSFET and the low-side (LS) power MOSFET are continuously monitored to protect the internal power MOSFETs from damage. Cycle-by-cycle currents through the HS MOSFET and LS MOSFET are compared against the $I_{HS-LIMIT BUCK2}$ and $I_{LS-LIMIT BUCK2}$ current limits, respectively. The former current limit is to detect short-circuit events and the latter is to detect overload conditions when the BUCK2 regulator load current exceeds the specified current limit threshold value.

As the load current increases to greater than the maximum IBUCK2_LOAD current defined in [Section](#page-9-2) 6.8, the LS MOSFET current exceeds the $I_{LS-LIMIT_BUCK}$ current limit. Consequently, an overload event is detected and the BUCK2_LS_OVC status bit is set in the SAFETY_BUCK2_STAT1 register. However, the regulator does not shut down. If the load current continues to increase, the HS-MOSFET current exceeds the shortcircuit current limit ($I_{HS-LIMIT_BUCK}$). The HS MOSFET is turned off immediately and the LS MOSFET is turned on until the inductor current drops to less than the overload threshold value ($I_{LS-LIMIT-BUCK2}$). The BUCK2 regulator is then disabled and the BUCK2_HS_OVC (BUCK2_SCG) status bit is set in the SAFETY_BUCK2_STAT1 register. The BUCK2_EN control bit is cleared and the device does not change the state, if the BUCK2_UV_RST_EN bit is 0b. If the BUCK2_UV_RST_EN bit is set to 1b (BUCK2 UV event configured as a RESET state event), as the V_{BUCK2} voltage rail is discharged to less than its UVthreshold level, then the device goes into the RESET state.

The LS MOSFET is also protected by detection circuitry for cycle-by-cycle sink-current limit. This detection circuitry protects the LS MOSFET from excessive reverse current caused by switching the PH2 pin to the PGND2 pin. If the LS sinking current exceeds the ILS_SINK_BUCK2 sink-current limit, an event is detected and the BUCK2_LS_SINK_OVC SPI status bit is set in the SAFETY_BUCK2_STAT1 register. If the event occurs for more than 20 µs (typical), the BUCK2 regulator is turned off. The inductor current continues to flow to the supply at the VSUP2 pin through the body diode of the HS MOSFET. The device response after detection of a LS sink-current limit is identical to that of a short-circuit event.

The LS sink current-limit event can also be detected when the regulator is enabled while the V_{BUCK2} voltage rail has not been discharged to less than the voltage level defined by the VBUCK2 RESTART LEVEL level. Therefore, the LS sink current-limit event is masked when the BUCK2 regulator is enabled, and until the V_{BUCK2} voltage rail exceeds its UV-threshold level.

(1) When the BUCK2 load current continues to increase to greater than the I_{BUCK2_LOAD} maximum value, an UV event can occur.

Figure 8-2. The BUCK2 Short-Circuit Event

8.4.5 Thermal Sensor Warning and Thermal Shutdown Protection (Monitoring and Protection)

The BUCK2 regulator integrates a dedicated thermal sense cell with thermal warning and shutdown thresholds. Thermal warning and shutdown are built-in monitoring and self-protection mechanisms to limit junction temperature and help prevent damage due to thermal overstress.

If the junction temperature exceeds the thermal warning threshold level (T_{WARNTH}) , the BUCK2 OT WARN status bit is set and the ENDRV/nIRQ pin is driven low to interrupt the external MCU, if the BUCK2_OT_WARN_IRQ_EN bit is set to 1b.

If the junction temperature exceeds the thermal shut-down threshold level (T_{STDTH}), the results are as follows:

- The device goes into the SAFE state.
- The BUCK2 regulator is switched off.

NOTE

The device goes into the RESET state as the BUCK2 output discharges to less than its UVthreshold level, if the BUCK2 UV event is configured as a RESET state condition (the BUCK2_UV_RST_EN bit is set to 1b).

- The BUCK2_EN control bit is cleared.
- The BUCK2 OT STD status bit is set.
- The device error counter (DEV_ERR_CNT) increments.
- The ENDRV/nIRQ output is driven low.

After receiving an interrupt (the ENDRV/nIRQ pin is driven low), the system MCU can try to enable the BUCK2 regulator again by setting the BUCK2_EN control bit. However, the BUCK2 regulator stays disabled until the junction temperature decreases to less than the T_{WARN} $_{TH}$ – T_{WARN} $_{TH}$ $_{HYS}$ threshold, while the BUCK2_EN control bit stays set.

The device error counter and its power-down threshold is a protection mechanism that protects against multiple repeats caused by a persistent failure condition.

8.4.6 Overvoltage Protection (OVP) (Monitoring and Protection)

Overvoltage protection is a built-in self-protection to limit the BUCK2 maximum output voltage and help protect external peripherals.

If the BUCK2 output voltage exceeds the OVP threshold level, the results are as follows:

- The device goes into the SAFE state.
- The BUCK2 regulator is shut-down.

NOTE

The device goes into the RESET state as the BUCK2 output discharges to less than its UVthreshold level, if the BUCK2 UV event is configured as a RESET state condition (the BUCK2_UV_RST_EN bit is set to 1b).

- The BUCK2_EN control bit is cleared.
- The BUCK2 OVP status bit is set.
- The device error counter (DEV_ERR_CNT) increments.
- The ENDRV/nIRQ pin is driven low.

The MCU can try to enable the BUCK2 regulator again by setting the BUCK2_EN control bit after receiving an interrupt (the ENDRV/nIRQ pin is driven low), and after the BUCK2 output voltage discharges. To re-enable the BUCK2 regulator the MCU must send a SPI command to clear the CTRL_LOCK bit and set the BUCK2_EN control bit.

The device error counter and its power-down threshold are protections against multiple repeats caused by a persistent failure condition.

The OVP monitoring stays active even when the BUCK2 regulator is disabled. If a BUCK2 overvoltage condition is still detected for the t_{BUCK2} _{OVP} $_{OFF}$ duration, after the BUCK2 regulator is disabled, then the device enters the OFF state and the BUCK2_OVP status bit is latched in the Analog_Latch.

8.5 Low-Voltage Boost Converter (BOOST)

The BOOST converter is a synchronous converter with a fixed frequency and current-mode PWM control for exceptional line and load regulation. The PWM switching frequency is 2.2 MHz. The BOOST converter has its own enable bit (the BOOST_EN control bit in the PWR_CTRL control register). By default, this bit is enabled at power-up, and can be disabled after power-up by the MCU.

The output voltage of the BOOST converter is fixed at 5 V. At low loads, the boost converter stays in the fixed-frequency mode.

The BOOST converter integrates circuitry to provide a closed-loop soft-start operation. The BOOST output voltage initially starts to ramp with wide-vin BUCK1 ramp rate. Once wide-vin BUCK1 output voltage completes its ramp-up, the BOOST starts its soft-start. The soft-start circuit uses a linear increase of the internal reference voltage from 0 V to its nominal value. This linear increase occurs in 2 ms while the internal control loop drives the V_{BOOST} voltage from 0 V to 5 V, limits the inrush current drawn by the external load, and prevents the soft-start from being affected by the size of the output capacitor or the output regulation voltage. The soft-start interval is reset by a shutdown event (the WAKE pin driven low or global transition the OFF state condition).

When the BOOST converter is disabled while the BUCK1 regulator stays enabled, the BOOST output voltage is not 0 V, because it is connected to the input supply (essentially, the BUCK1 output) through the body diode of the HS power MOSFET.

8.5.1 Output Voltage Monitoring (Monitoring and Protection)

The output voltage of the BOOST converter is continuously monitored by an independent voltagemonitoring circuit, which compares the voltage against an independent band gap reference. The respective BOOST status bit is set to detected a valid BOOST Under-Voltage (UV) event, Over-Voltage (OV) event, or Over-Voltage Protection (OVP) event.

8.5.2 Overcurrent Protection (Monitoring and Protection)

The currents through the high-side (HS) power MOSFET and the low-side (LS) power MOSFET are continuously monitored to protect the internal MOSFETs from damage. Cycle-by-cycle currents through the HS MOSFET and LS MOSFET are compared against the $I_{HS-LIMIT>BOOST}$ and $I_{LS-LIMIT>BOOST}$ current limits, respectively.

As load current increases to greater than the maximum $I_{\text{BOOST}\text{ LOAD}}$ current defined in [Section](#page-10-2) 6.9, the HS MOSFET current exceeds the $I_{HS-LIMIT-BOOST}$ current limit. Consequently, an overload event is detected and the BOOST HS OVC status bit is set in the SAFETY BOOST STAT1 register. However, the regulator does not shut down. If the load current continues to increase, the LS MOSFET current exceeds the short-circuit current limit ($I_{LS LIMITBOOST}$). The LS MOSFET is turned off immediately and the HS MOSFET is turned on until the inductor current decreases to less than the overload threshold (I_{HS} $LIMIT BOOST)$. The BOOST converter is then disabled and the BOOST_SCG status bit is set in the SAFETY_BOOST_STAT1 register. The BOOST_EN control bit is cleared and the device goes into the SAFE state, where the device error counter increments and the ENDRV/nIRQ pin is driven low. If the BOOT_UV_RST_EN bit is set to 1b (BOOST UV event configured as RESET state condition), as the $V_{\rm BOOST}$ voltage rail is discharged to less than its UV-threshold level, the device goes into the RESET state.

The HS MOSFET is also protected by detection circuitry for a cycle-by-cycle sink-current limit. This detection circuitry protects the HS MOSFET from excessive reverse current caused by switching the PH3 pin to the VSUP2 supply pin. If the HS sinking current exceeds the $I_{\text{Cl-HS-SINK ROOT}}$ sink-current limit, an event is detected and the BOOST_HS_SINK_OVC SPI status bit is set in the SAFETY_BOOST_STAT1 register. If the event occurs for more than 20 µs (typical), the BOOST converter is turned off. The inductor current continues to flow to the supply (V_{BUCK1} voltage rail) through the body diode of the LS MOSFET. The device response after detection of a HS sink-current limit is identical to that of a short-circuit event.

The HS sink current-limit event can also be detected when the regulator is enabled while its output has not been discharged to less than the voltage level defined by the V_{BOOST} RESTART LEVEL level. Therefore, the HS sink current-limit event is masked when the BOOST converter is enabled until it the output voltage ramps to greater than its UV-threshold level.

After receiving an interrupt, the MCU can try to enable the BOOST converter again by sending command to set the BOOST EN control bit. If a current-limit condition is still present, the BOOST converter is switched off again and the device error counter increments.
RUMENTS

(1) When the BOOST load current continues to increase to greater than the $I_{\text{BOOST}_\text{LOAD}}$ maximum value, an UV event can occur.

Figure 8-3. BOOST Short-Circuit Event

8.5.3 Thermal Sensor Warning and Shutdown Protection (Monitoring and Protection)

The BOOST converter integrates a dedicated thermal sense cell with thermal warning and shutdown thresholds. Thermal warning and shutdown are built-in monitoring and self-protection mechanisms that limit junction temperature and help prevent damage due to thermal overstress.

If the junction temperature exceeds the thermal warning level (T_{WARNTH}) , the BOOST_OT_WARN status bit is set. Also, if the ENDRV/nIRQ pin is high, then the ENDRV/nIRQ pin is driven low to interrupt the external MCU, if the BOOST_OT_WARN_IRQ_EN bit has been set to 1b.

If the junction temperature exceeds the thermal shut-down level $(T_{STD TH})$, the results are as follows:

- The device goes into the SAFE state.
- The BOOST is switched off.

NOTE

The device goes into the RESET state as the BOOST output discharges to less than its UVthreshold level, if the BOOST UV event is configured as RESET state condition (the BOOST UV RST EN bit is set to 1b).

- The BOST EN control bit is cleared.
- The BOOST_OT_STD status bit is set.
- The device error counter (DEV_ERR_CNT) increments.
- The ENDRV/nIRQ output is driven low.

The system MCU can try to enable the BOOST converter again by setting the BOOST_EN control bit, after receiving an interrupt when ENDRV/nIRQ pin toggles from high to low. However, the BOOST converter stays disabled until the junction temperature decreases to less than the T_{WARN} $_{TH}$ – $T_{WARN TH HYS}$ threshold, and while the BOOST_EN control bit stays set. To re-enable the BOOST converter, the MCU must send a SPI command to clear the CTRL_LOCK bit and set the BOOST_EN control bit.

8.5.4 Overvoltage Protection (OVP) (Monitoring and Protection)

Overvoltage protection is a built-in self-protection mechanism that limits the BOOST maximum output voltage and helps protect the external components powered by the BOOST converter. When the BOOST output voltage exceeds the set overvoltage protection-threshold level, the results are as follows:

- The device goes into the SAFE state.
- The BOOST is shut-down.

NOTE

The device goes into the RESET state as the BOOST output discharges to less than the UVthreshold level, if the BOOST UV event is configured as RESET state condition (the BOOST_UV_RST_EN bit is set to 1b).

- The BOOST_EN control bit is cleared.
- The BOOST OVP status bit is set.
- The device error counter (DEV_ERR_CNT) increments.
- The ENDRV/nIRQ pin is driven low.

The MCU can try to enable the BOOST converter again by setting the BOOST_EN control bit, after receiving an interrupt when the ENDRV/nIRQ pin toggles from high to low, and if the BOOST output voltage has discharged below the VBOOST_RESTART_LEVEL. The OVP monitoring stays active even when the BOOST converter is disabled. If the BOOST overvoltage condition is still detected for t_{BOOST} OVP OFF time after the BOOST converter is disabled, then the device goes into the OFF state and the BOOST_OVP status bit is set and latched in the Analog_Latch.

8.6 VREG Regulator

The switched-mode regulators internal power MOSFETs gate drivers are supplied by the VREG internal linear regulator. The VREG regulator operates either in regulated LDO mode or in unregulated switch mode, depending on the availability of an external supply at the EXTSUP pin. The internal linear-regulator output at the VREG pin should be decoupled to ground using a 2.2-μF (typical) ceramic capacitor. This pin has internal current-limit protection in regulated LDO mode only and must not be used to power any other circuit.

The VREG regulator is powered from the AVIN pin by default when the EXTSUP voltage is less than 4.7 V (typical value with the V_{EXTSUP} voltage rising). If the VIN pin is expected to be at high voltage levels, excessive power dissipation can occur in this regulator. In this case, TI recommends powering the VREG regulator from the EXTSUP pin, which can be connected to a 5-V power-supply source. When the EXTSUP pin is connected to a power-supply source that has a sufficiently high voltage, the VREG regulator is automatically switched off and an alternative path with a linear pass switch from the EXTSUP pin to the VREG pin is turned on to improve efficiency. 5.25 V is the maximum voltage that must be applied to the EXTSUP pin. The source for the EXTSUP pin can be the BOOST output voltage.

In case of the VREG undervoltage event, the following occurs:

- All switched-mode regulators are disabled.
- The device goes into the OFF state.
- The VREG UV bit is latched in the Analog Latch.

In case of the VREG overvoltage event, the following occurs:

- All switched-mode regulators are disabled.
- The device goes into the OFF state.
- The VREG OV bit is latched in the Analog Latch.

8.7 BUCK1, BUCK2, and BOOST Switching Clocks and Synchronization (SYNC_IN) Clock

The integrated phase-locked loop (PLL) allows the device to synchronize the switched-mode regulator clocks to an external SYNC_IN input clock to help reduce EMI. When the TPS65313-Q1 device powers up, the device monitors the SYNC_IN pin for the presence of recurring clock edges. If the device detects activity on the SYNC IN pin, the clock for the switched-mode regulators is derived from the external SYNC_IN clock. If the device does not detect any activity on the SYNC_IN pin, then the switched-mode regulators get a clock from the free-running VCO clock in the PLL.

When the system initially powers up without an external clock present at the SYNC_IN pin, the device enables the switched-mode regulators with the clock derived from the free-running VCO clock in the PLL. The device switches to an external clock source present at the SYNC IN pin when the system powers up. The start of the regulator switching cycle is synchronized to the falling edge of the input clock at the SYNC. IN pin. If a loss-of-external clock event is detected, the clock source is switched to the free-running VCO clock to continue to regulate the output voltages.

An external clock should be connected to the SYNC_IN pin with a proper high-speed termination to avoid excessive ringing. The requirements on the external clock are as follows:

- A high-level voltage that is not lower than 2 V.
- A low-level voltage that is not higher than 0.4 V.
- A duty cycle that is from 10% to 90%.
- Both a positive and negative pulse width that are not shorter than 80 ns.

- (1) MODCLK: Internal spread spectrum modulated clock source for switching regulators.
- (2) SYSCLK: Internal system clock source.

Figure 8-4. Device Clock Tree and Monitors

8.7.1 Internal fSW Clock Configuration (fSW Derived from an Internal Oscillator)

If a digital clock-monitor warning is detected, the response depends on the CLK WARN RESP EN configuration bit setting as follows:

- If the CLK_WARN_RESP_EN configuration bit is set to 1b, the following occurs:
	- The respective clock warning status bit is set in the SAFETY_CLK_WARN_STAT register.
	- The device goes into the SAFE state.
	- All switched-mode regulators stay enabled.
	- The device error counter increments.
	- The ENDRV/nIRQ pin is asserted low to interrupt the external system MCU.
- If the CLK WARN RESP_EN configuration bit is set to 0b, the following occurs:
	- The respective clock warning status bit is set in the SAFETY_CLK_WARN_STAT register.
	- The device does not change the state.
	- A software interrupt is set through the SPI status bit (STAT[3]) in response to the status word, and the bit stays set until the respective clock-error status bit is cleared.

8.7.2 BUCK1 Switching Clock-Monitor Error (Internal fSW Clock Configuration)

In any of the operating states (RESET, DIAGNOSTIC, ACTIVE, or SAFE), if the BUCK1 switching-clock error is detected, and while the internal OSC clock source is in good condition, the following occurs:

- The BUCK1_FSW_CLK_ERR status bit is set.
- The BUCK1 regulator, BUCK2 regulator, and BOOST converter are disabled, but without enabling resistive discharge.
- The device goes into the SAFE state.
- The device error counter increments.

• The ENDRV/nIRQ pin is asserted low to interrupt the external system MCU.

As rails discharge to less than the respective UV-threshold levels, the device enters the RESET state. While the device is in the RESET state, the switched-mode regulators can be enabled by the internal startup control circuit, only when the internal OSC clock monitor and the respective f_{SW} clocks are in good condition, or when the BUCK1 regulator, the BUCK2 regulator, and the BOOST converter discharges to less than the corresponding restart voltage level (VBUCK1_RESTART_LEVEL, VBUCK2_RESTART_LEVEL, and VBOOST_RESTART_LEVEL).

At least one UV event and one switched-mode regulator must be set as a RESET condition, otherwise the device can be locked in the SAFE state when the SAFE state time-out event is disabled (the SAFE_TO_DIS bit is set to 1b). After the BUCK1 regulator is enabled and the BUCK1 output exceeds its UV-threshold level, the BUCK2 regulator followed by the BOOST converter are enabled.

8.7.3 BUCK2 Switching Clock-Monitor Error (Internal fSW Clock Configuration)

In any of the operating states (RESET, DIAGNOSTIC, ACTIVE, and SAFE), if the BUCK2 switching-clock error is detected, while the internal OSC clock source is in good condition, the following occurs:

- The BUCK2_FSW_CLK_ERR status bit is set.
- The BUCK2 regulator is disabled without activating resistive discharge.
- The device goes into the SAFE state.
- The device error counter increments.
- The ENDRV/nIRQ pin is asserted low to interrupt the external system MCU.

If the BUCK2 regulator is configured as an NRES source and when the BUCK2 output discharges to less than its UV-threshold level, the device goes into the RESET state. In the RESET state, the BUCK2 regulator is enabled again only after the BUCK2 regulator has discharged below the $V_{BUCK2-RESTART-LEVEL}$ voltage level and the $f_{SW\text{ BUCK2}}$ clock monitor indicates that the clock is in good condition. Enabling the BUCK2 regulator again is followed by a full ABIST run during the NRES extension after there is no active RESET state condition.

If an ABIST run in the RESET state fails, the device goes into the SAFE state again, repeating the same procedure until the device error counter reaches its power-down threshold (the PWD_TH[3:0] bits). When the device error counter reaches its programmed power-down threshold, the device goes into the OFF state.

While the device is in the SAFE state, the system MCU can detect if a reported clock failure occurred because of a clock-monitor failure or true clock failure. A false clock failure occurs when a clock monitor fails. In case of false clock-failure detection, the system MCU can disable the clock monitoring. As a single-point failure, the clock monitoring failure is not a critical failure, and therefore, the system MCU can ignore it.

While the device is in the RESET state and when the BUCK2 regulator is enabled again, the device goes into the OFF state, if the BUCK2 regulator does not ramp-up within the time-out interval for the RESET state.

If the BUCK2 regulator is not configured as a RESET state condition (BUCK2 UV RST EN = 0b), the device does not change the state as the BUCK2 output discharges to less than its UV threshold level. The system MCU can enable the BUCK2 regulator by setting the BUCK2_EN control bit in the PWR_CTRL control register.

8.7.4 BOOST Switching Clock-Monitor Error (Internal fSW Clock Configuration)

In the operating states (RESET, DIAGNOSTIC, ACTIVE, and SAFE), if the BOOST switching-clock error is detected while the internal OSC clock source is in good condition, the following occurs:

- The BOOST_FSW_CLK_ERR status bit is set.
- The BOOST converter is disabled without activating resistive discharge.
- The device goes into the SAFE state.

- The device error counter increments.
- The ENDRV/nIRQ pin is asserted low to interrupt the external system MCU.

If the BOOST converter is configured as a RESET state condition (BOOST UV RST EN = 1b), and when the BOOST output discharges to less than its UV-threshold level, then the device goes into the RESET state. In the RESET state, the BOOST converter is enabled again only after the BOOST converter discharges below the V_{BOOST} RESTART LEVEL voltage level and after the SYNC_IN, PLL/VCO and $f_{SW\,BOOST}$ clock monitors indicate that the clocks are in good condition. Enabling the BOOST converter again is followed by a full ABIST run during an NRES extension, after there is no active RESET state condition.

If an ABIST run in the RESET state fails (because of a clock-monitor failure or any other failure) the device goes into the SAFE state again, repeating the same procedure until the device error counter reaches its programmed power-down threshold level and the device goes into the OFF state.

While the device is in the SAFE state, the system MCU can detect if a reported clock failure occurred because of a clock-monitor failure or true clock failure. A false clock failure occurs when a clock monitor fails. In case of a false clock-failure detection, the system MCU can disable clock monitoring.

While the device is in the RESET state and when the BOOST converter is enabled again, the device goes into the OFF state, if the BOOST converter does not ramp-up within the time-out interval for the RESET state.

If the BOOST is not configured as a RESET state condition (BOOST_UV_RST_EN = 0b), the device stays in the SAFE state as the BOOST output discharges to less than its UV-threshold level. The system MCU can enable the BOOST converter by setting the BOOST_EN control bit in the PWR_CTRL control register.

While the device is in the SAFE state, the system MCU can command a clock-monitor diagnostic test to be performed. If this diagnostic test fails, the system MCU can disable the clock monitoring function. As a single-point failure, a clock monitoring circuit failure is not a critical failure, and therefore, the system MCU can ignore it.

8.7.5 External fSW Clock Configuration (fSW Derived from SYNC_IN and PLL Clocks)

8.7.5.1 SYNC_IN, PLL, and VCO Clock Monitors

If a SYNC IN clock error is detected, the following occurs:

- The SYNC_CLK_ERR status bit is set in the SAFETY_CLK_STAT register.
- The device goes into the SAFE state.
- The PLL clock is disabled and the VCO clock is switched to free-running mode to provide an alternative clock source for the switched-mode regulators.
- The device error counter increments.
- The ENDRV/nIRQ pin is asserted low to interrupt the external system MCU.

If a PLL or VCO clock error is detected, the following occurs:

- The FSW_SRC_CLK_ERR status bit is set in the SAFETY_CLK_STAT register.
- The device goes into the SAFE state.
- The BUCK1 regulator, BUCK2 regulator, and BOOST converter are disabled without enabling resistive discharge.
- The device error counter increments.
- The ENDRV/nIRQ pin is asserted low to interrupt the external system MCU.

NOTE

Eventually, as the BUCK1 regulator, BUCK2 regulator, and BOOST converter discharge to less than the respective UV-threshold level, a global RESET condition is met (as long as one regulator UV event is configured as a RESET state condition) and the device goes into the RESET state. When the device enters the RESET state, the BUCK1 regulator is enabled again (its default state) only if the SYNC_IN clock monitor and PLL (or VCO) clock monitor no longer indicates an error, the BUCK1 and BUCK2 regulators are discharged below the VBUCK1_RESTART_LEVEL and VBUCK2_RESTART_LEVEL voltage levels, and the BOOST converter is discharged below the VBOOST RESTART LEVEL voltage levels. After the BUCK1 regulator is enabled, the BUCK2 regulator and the BOOST converter are enabled after the BUCK1 output exceeds its UV-threshold level.

All the BUCK1 monitoring and protection mechanisms are active, and if any critical conditions are still present, the BUCK1 regulator is disabled again. If the BUCK1 regulator never recovers while in the RESET state, the RESET state time-out event places the device into the OFF state.

As the rails discharge to less than their UV-threshold levels, the device enters the RESET state. While in the RESET state, the SYNC_IN clock monitor is disabled, PLL synchronization to the SYNC_IN input clock is stopped, and the PLL starts a gradual transition to the free-running VCO clock. The switchedmode regulators are enabled by internal start-up circuit only when neither the PLL (or VCO) clock monitor (DIG_CLK_MON6) nor the respective clock monitors (DIG_CLK_MON3 – DIG_CLK_MON5) for the switched-mode regulators detect any errors.

In the RESET state, the SYNC_IN clock monitor is disabled (the DIG_SYNC_CLK_MON_EN control bit is cleared) because the MCU stops driving the clock when rebooting. The regulators are enabled as soon as the PLL (or VCO) clock monitor reports that the clock is in good condition. The SYNC_IN clock monitor stays disabled until the MCU gets out of reset and completes re-boot (after NRES rising edge and the device goes into the DIAGNOSTIC state). After reboot the MCU sends a SPI command to enable the SYNC_IN clock monitor (to set the DIG_SYNC_CLK_MON_EN control bit). The MCU should enable the SYNC IN clock monitor only after it has started to drive the SYNC IN clock input.

If the failure is because of the PLL (or VCO) clock failure, the device stays in the RESET state until the PLL (or VCO) clock recovers. If the PLL (or VCO) clock does not recover, the RESET state time-out event occurs and the device goes into the OFF state and latches the RESET state time-out event in the Analog_Latch.

8.7.5.2 BUCK1 Switching Clock-Monitor Error (External fSW Clock Configuration)

In the operating states (RESET, DIAGNOSTIC, ACTIVE, and SAFE), if a BUCK1 switching-clock error is detected while the internal OSC clock source is in good condition, the following occurs:

- The BUCK1_FSW_CLK_ERR status bit is set.
- the BUCK1 regulator, BUCK2 regulator, and BOOST converter are disabled without enabling resistive discharge.
- The device goes into the SAFE state.
- The device error counter increments.
- The ENDRV/nIRQ pin is asserted low to interrupt the external system MCU.

NOTE

Eventually, as the BUCK1 regulator, BUCK2 regulator, and BOOST converter discharge to less than the respective UV-threshold level, a global RESET condition is met (as long as one regulator UV event is configured as an NRES source) and the device goes into the RESET state. When the device enters the RESET state, the BUCK1 regulator is enabled again (its default state) only if the SYNC_IN clock monitor and the PLL (or VCO) clock monitor no longer indicates an error, the BUCK1 and BUCK2 regulators are discharged 60% less than the nominal value, and the BOOST converter is discharged below the $V_{\text{BOOST_RESTART_LEVEL}}$ voltage value. After the BUCK1 regulator is enabled and the BUCK1 output exceeds its UVthreshold level, the BUCK2 regulator and BOOST converter are enabled.

All the BUCK1 monitoring and protection mechanisms are active, and if any critical conditions are still present, the BUCK1 regulator is disabled again. If the BUCK1 regulator never recovers while in the RESET state, the RESET state time-out event places the device into the OFF state.

As the rails discharge to less than their UV-threshold level, the device enters the RESET state. While in the RESET state, the switched-mode regulators are enabled by internal start-up control circuit only when none of the DIG_CLK_MONx monitors detect any errors and when the regulator outputs have discharged to less than the VBUCKX/BOOST_RESTART_LEVEL voltage level of the respective target regulation voltage. After the BUCK1 regulator is enabled and the BUCK1 output exceeds its UV-threshold level, the BUCK2 regulator and the BOOST converter are enabled. While in the RESET state, the SYNC_IN clock monitor is disabled, the PLL synchronization to the SYNC_IN clock is stopped and the PLL starts a gradual transition to the free-running VCO clock.

8.7.5.3 BUCK2 Switching Clock-Monitor Error (External fSW Clock Configuration)

In any of the operating states (RESET, DIAGNOSTIC, ACTIVE, and SAFE), if the BUCK2 switching-clock error is detected while the internal OSC clock source is in good condition, the following occurs:

- The BUCK2_FSW_CLK_ERR status bit is set.
- The BUCK2 regulator is disabled without activating resistive discharge.
- The device goes into the SAFE state.
- The device error counter increments.
- The ENDRV/nIRQ pin is asserted low to interrupt the external system MCU.

If the BUCK2 is configured as an NRES source and when the BUCK2 output discharges to less than its UV-threshold level, the device goes into the RESET state. In the RESET state, the BUCK2 regulator is enabled again only after the BUCK2 regulator discharges below the V_{BUCK2} RESTART LEVEL voltage level and the SYNC_IN, and when the PLL (or VCO) and $f_{SW\text{ BUCK2}}$ clock monitors indicate that the clocks are in good condition. Enabling again the BUCK2 regulator is followed by a full ABIST run during an NRES extension after there is no active RESET state condition.

If an ABIST run in the RESET state fails (because of a clock monitor failure or any other failure), the device goes into the SAFE state again, repeating the same procedure until the device error counter reaches its programmed power-down threshold value and the device goes into the OFF state.

While the device is in the SAFE state, the system MCU can detect if a reported clock failure occurred because of a clock-monitor failure or a true clock failure. A false clock failure occurs when a clock monitor fails. In case of false clock-failure detection, the system MCU can disable clock monitoring. As a singlepoint failure, clock monitoring failure is not a critical failure, and therefore, the system MCU can ignore it.

While the device is in the RESET state and when the BUCK2 regulator is enabled again, the device goes into the OFF state if the BUCK2 output does not ramp up within the time-out interval for the RESET state.

If the BUCK2 regulator is not configured as a RESET state condition, as the BUCK2 output discharges to less than its UV-threshold level, then the device stays in the SAFE state. The system MCU can enable the BUCK2 regulator by setting the BUCK2_EN control bit in the PWR_CTRL control register.

8.7.5.4 BOOST Switching Clock-Monitor Error (External fSW Clock Configuration)

In the operating states (RESET, DIAGNOSTIC, ACTIVE, and SAFE), if the BOOST switching-clock error is detected while the internal OSC clock source is in good condition, then the following occurs:

- The BOOST_FSW_CLK_ERR status bit is set.
- The BOOST converter is disabled without activating resistive discharge.
- The device goes into the SAFE state.
- The device error counter increments.
- The ENDRV/nIRQ pin is asserted low to interrupt the external system MCU.

If the BOOST converter is configured as a RESET state condition, and when the BOOST output discharges to less than its UV-threshold level, then the device goes into the RESET state. In the RESET state, the BOOST converter is enabled again only after the BOOST has discharged below the $V_{\text{BOOST_RESTART_LEVEL}}$ voltage level and the f_{SW_BOOST} clock monitor indicates that clock is in good condition. Enabling the BOOST converter again is followed by a full ABIST run during an NRES extension after there is no active RESET state condition.

If an ABIST run in the RESET state fails (because of a clock monitor failure or any other failure) the device goes into the SAFE state again, repeating the same procedure until the device error counter reaches its programmed power-down threshold value and the device goes into the OFF state.

While the device is in the SAFE state, the system MCU can detect if a reported clock failure occurred because of a clock-monitor failure or true clock failure. A false clock failure occurs when a clock monitor fails. In case of false clock-failure detection, the system MCU can disable the clock monitoring. As a single-point failure, clock monitoring failure is not a critical failure, and therefore, the system MCU can ignore it.

While the device is in the RESET state, and when the BOOST converter is enabled again, the device goes into the OFF state, if the BOOST does not ramp-up within the time-out interval for the RESET state, and the device transitions to the OFF state.

If the BOOST converter is not configured as a RESET state condition, the device stays in the SAFE state as the BOOST output discharges to less than its UV-threshold level. The system MCU can enable the BOOST converter by setting the BOOST_EN control bit in the PWR_CTRL control register.

While the device is in the SAFE state, the system MCU can command the clock-monitor to perform a diagnostic test. If this diagnostic test fails, the system MCU can disable the clock monitoring function. As a single-point failure clock monitoring failure is not a critical failure, and therefore, the system MCU can ignore it.

8.8 BUCK1, BUCK2, and BOOST Switching-Clock Spread-Spectrum Modulation

The device supports spread-spectrum modulation of the regulator's switching clocks. Two factoryselectable modulation modes are available The first mode is external modulation which modulates the input clock at the SYNC IN pin. The second mode is internal Adaptively Randomized Spread-Spectrum (ARSS) modulation which is based on the internal oscillator (MODCLK).

An external modulation is limited by the PLL bandwidth. The minimum time step between any two frequency changes is 50 µs. The maximum frequency change with each frequency step is 100 kHz. When the switching clocks are configured for external modulation, the device starts up with the regulator switching clocks generated from the free-running VCO clock. After the regulators ramp up and the NRES pin is driven high, an MCU can provide the input clock for the SYNC_IN pin.

The internal modulation from the MODCLK oscillator allows for maximum frequency spread from 1.79 MHz to 2.398 MHz and with a center frequency of 2.1 MHz. More details about internal Adaptively Randomized Spread-Spectrum (ARSS) modulation are covered in application note TPS65313-Q1 EMC Validation Report.

For both modulation modes, the maximum \pm 17% modulation spread is required to prevent false clock monitoring errors because of ±20% clock monitoring accuracy. If this maximum modulation spread exceeds $±17%$, then it could result in false clock-monitoring warnings, which have a threshold set at $±17%$ from the nominal monitoring clock frequency.

The internal ARSS modulation is disabled by default and can be enabled and configured after power up when the device is in the DIAGNOSTIC state. Internal ARSS modulation is activated by setting the SSM_EN control bit in the SAFETY_CFG3 register.

When an internal ARSS modulation is enabled and configured, it can be disabled by the system MCU when the device is in the DIAGNOSTIC state or when the device goes into the OFF state. The device transition to the RESET state does not impact the internal ARSS modulation when it is enabled and configured.

8.9 Monitoring, Protection and Diagnostics Overview

8.9.1 Safety Functions and Diagnostic Overview

The TPS65313-Q1 device is intended for use in a safety-relevant applications such as automotive, industrial, transportation, and heavy machinery. The following list of monitoring, protection, and diagnostic functions achieve high fault-detection coverage:

- Voltage monitor (VMON)
- Clock monitors (analog and digital domain)
- Analog built-in-self-test (ABIST) for monitoring and protecting analog blocks
- Logic built-in-self-test (LBIST) for monitoring and protecting digital core functions
- Junction temperature monitoring for all power supplies
- Current limit for all power supplies
- Loss of ground detection
- Analog MUX (AMUX) for external diagnostics or debug
- Digital MUX (DMUX) for external diagnostics or debug
- Configurable open and close window watchdog timer with configurable question and answer scheme
- MCU error signal monitor (ESM) as a secondary system-watchdog function
- MCU reset supervisor with diagnostics for the NRES output pin
- Controlled and protected enable and interrupt output (ENDRV/nIRQ) for external power stage or peripherals with output pin diagnostics
- Device configuration register CRC
- Device EEPROM data CRC
- SPI command decoder with SPI frame CRC
- SPI data output feedback check
- Device fail-safe controller with SAFE state and RESET state for detected error events

8.9.2 Supply Voltage Monitor (VMON)

The supply voltage monitor (VMON) monitors the device supply voltage, all regulator output voltages, the internal regulators, and up to two external supply rails. The SPI register has VMON status bits (UV, OV, and OVP) to indicate an undervoltage or overvoltage event (error event) for each monitored voltage rail. The device keeps the VMON status bits set to 0b during the ramp up of the monitored rails. The device sets the status bit to 1b when the monitored rail is outside the specified range. The status bit stays set until it is cleared by a valid SPI read command if the corresponding fault condition is removed.

The complete VMON block is supplied by a separate supply pin (VIN_SAFE). The reference voltages for the VMON module ($V_{REF~MON}$) are derived from a redundant band-gap reference (BG2) which is independent of the primary band-gap reference (BG1). BG1 provides reference voltages ($V_{REF-REG}$) for the regulators and other functional blocks. The VMON module has a deglitch timer for each monitored supply rail. If the error event occurs for a time period shorter than the deglitch time, the VMON module does not set the corresponding VMON status bit. The device keeps the VMON status bits set to 0b during the ramp up of the monitored voltage rails to make sure monitoring is reliable without false setting of the VMON status bits. When the device is in the operating states, the voltage monitoring is continuous and stays active even after the respective regulator has been disabled.

The analog-built-in self-test (ABIST) runs the VMON modules' diagnostic check. The ABIST is executed during device power-up or when activated by the system MCU when the device is in the DIAGNOSTIC, ACTIVE, or SAFE state. Each monitored voltage rail is emulated for an undervoltage, overvoltage, and overvoltage protection condition on the corresponding comparator inputs which forces the corresponding comparator to toggle multiple times. The comparator output toggling pattern is observed and checked by the ABIST digital controller. The monitored voltage rails are not affected during the ABIST. No undervoltage or overvoltage events occur on any of monitored rails because of these diagnostic tests.

[Table](#page-47-0) 8-1 provides an overview of the voltage monitoring.

(1) VIN bad falling threshold; VIN_BAD_TH[1:0] bit is set to 0b.

(2) No change in the ENDRV/nIRQ output if the VIN_BAD_IRQ_EN bit is set to 0b.

(3) The BUCK1 EOVP results in a transition to the OFF state.

(4) If the BUCK2 OVP event is still present for the t_{BUCK2} _{OVP} _{OFF} duration after the BUCK2 regulator is disabled, then the TPS65313-Q1 device goes into the OFF state.

(5) If the BOOST OVP event is still present for the t_{BOOST_OVP_OFF} duration after the BOOST converter is disabled, then the TPS65313-Q1 device goes into the OFF state.
(6) The pins can still be pulled down if that is the

8.9.3 Clock Monitors

The TPS65313-Q1 device includes one clock monitor in the analog domain (ACLKMNT) and six clock monitors in the digital domain (DCLKMNT) as shown in [Figure](#page-39-0) 8-4. The stable system clock (SYSCLK) for the digital core with reasonable frequency accuracy is a prerequisite to device power-up. The analog clock monitor (ACLKMNT) monitors the SYSCLK frequency before the download of trim data from the EEPROM. During a device power-up event, if the SYSCLK does not start switching with defined accuracy limits within the t_{START} UP TO time, the device goes back to the OFF state and latches the failure conditions (SYSCLK error and power-up time-out) in the Analog_Latch.

The EEPROM trim content is downloaded when the digital core is out of the NPOR condition. If the EEPROM content is downloaded without error, the DCLKMNT monitors are enabled. The DIG_CLK_MON2 monitor starts monitoring the SYSCLK clock with greater accuracy than the ACLKMNT monitor. The ACLKMNT monitor stays active as long as the device is not in the OFF state. If an error from either the ACLKMNT or DIG_CLK_MON2 monitor is detected, the following occurs:

- A NPOR event is generated.
- The device goes into the OFF state.
- The SYSCLK_ERR bit is latched in the Analog_Latch.

The remaining DCLKMNT monitors monitor the health of the clocks along the clock tree. The clock tree generates three switching clocks for the BUCK1 regulator, BUCK2 regulator, and BOOST converter. [Table](#page-49-0) 8-2 summarizes the DCLKMNT monitors. For more information on device behavior when each DCLKMNT monitor detects a clock error condition, see [Section](#page-38-0) 8.7.

MONITOR	MONITORED CLOCK	REFERENCE CLOCK	STATUS BIT IN SAFETY CLK STAT REGISTER	STATUS BIT IN SAFETY CLK WARN STAT REGISTER
DIG CLK MON1	SYNC IN clock	SYSCLK	Bit 2, SYNC CLK ERR	Bit 2, SYNC CLK WARN
DIG CLK MON2	SYSCLK	MODCLK or PLL clock ⁽¹⁾	Bit 0, DIG SYSCLK ERR	
DIG CLK MON3	BUCK1 CLK ⁽²⁾	SYSCLK	Bit 3, BUCK1 FSW CLK ERR	Bit 3, BUCK1 FSW CLK WARN
DIG CLK MON4	BUCK2 CLK ⁽²⁾	SYSCLK	Bit 4, BUCK2 FSW CLK ERR	Bit 4, BUCK2 FSW CLK WARN
DIG_CLK_MON5	BOOST CLK ⁽²⁾	SYSCLK	Bit 6, BOOST FSW CLK ERR	Bit 6, BOOST FSW CLK WARN
DIG CLK MON6	PLL VCO clock, or MODCLK	SYSCLK	Bit 1, SMPS SRC CLK ERR	Bit 1, SMPS SRC CLK WARN

Table 8-2. The Digital Clock Monitors

(1) The clock is the PLL clock when the SMPS_CLK_SRC bit is set to 0b and is the MODCLK clock when the SMPS_CLK_SRC bit is set to 1b.

(2) The BUCK1_CLK clock is the BUCK1 switching clock, the BUCK2_CLK clock is the BUCK2 switching clock, and the BOOST_CLK is the BOOST switching clock.

The clock monitors detect if the monitored clock is either too fast or too slow.

As defined in the SAFETY CLK WARN STAT register, the DIG CLK MONs monitors provide an earlywarning flag before a clock error is detected. Depending on the SYSCLK frequency variation (8 MHz \pm 5 %), the switched-mode regulators can operate for some time with a clock in a range where electrical parameters and performance cannot be ensured before a clock error is detected. This detection interval can be up to 143 cycles of an 8-MHz SYSCLK clock, or up to 18 µs.

All the DCLKMNT monitors are enabled by default except the SYNC IN clock monitor (DIG CLK MON1). The system MCU can disable clock monitors through the CLK_MON_CTRL register. The ACLKMNT monitor cannot be disabled. When enabled, the DCLKMNT monitors continuously monitor clocks within the defined limits for fast and slow clock. The error detection interval is several switching-clock cycles with an accuracy given by the monitored clock accuracy and the reference clock accuracy. All clock monitors are checked by the built-in-self-test diagnostics.

8.9.4 Analog Built-In Self-Test

The analog built-in self-test (ABIST) is a set of diagnostic functions for critical analog monitoring and protection functions that follow:

- Analog and digital clock monitors
- UV, OV, and OVP voltage monitors
- CRC protection for a check of the EEPROM analog trim content
- Current limit for all regulated supplies
- Overtemperature monitors

The ABIST is activated in each device power-up event before the regulated supplies are enabled or during an NRES extension when the device is in the RESET state. The ABIST can also be activated by the system MCU when the device is in one of the other operating states (DIAGNOSTIC, ACTIVE, or SAFE state).

The ABIST diagnostic test of each comparator includes two pulse responses. This test does not include the deglitch function and the respective status bits which are covered by the LBIST.

Figure 8-5. ABIST Test-Pulse Timing

8.9.4.1 ABIST During Power-Up or Start-Up Event

Checks on the current limit comparators of the switched-mode regulators and the VREG U and OV comparators are done during a power-up event before the switched-mode regulators are enabled. When the regulators are enabled, the ABIST on these comparators cannot be activated. The power-up ABIST run time is 150 µs (typical).

If checks on the BUCK1 current-limit comparators or VREG UV and OV comparators fail, the state controller in the digital core samples the latched status bits in the OFF_STATE_L status register to select the next action.

If any of the checks for the BUCK1 current-limit comparator fail, and if the BUCKx BOOST VREG FAIL bit and corresponding status bit are set, the device goes back to the OFF state. The restart from the OFF state is controlled by the AUTO_START_DIS configuration bit. If the AUTO_START_DIS bit is set to 0b, the device can restart immediately if the WAKE pin voltage is still above its $V_{\text{WAKF-ON}}$ threshold. If the AUTO_START_DIS bit is set to 1b, the device can restart only when the WAKE pin is toggled from low to high.

If either of the checks for the VREG UV or OV comparator fails, and if the BUCKx BOOST VREG FAIL bit and corresponding status bit are set, the device goes back to the OFF state. The restart from the OFF state is controlled by the AUTO_START_DIS configuration bit. If the AUTO_START_DIS bit is set to 0b, the device can restart immediately, if the WAKE pin voltage is still above its $V_{WAKE-ON}$ threshold. If the AUTO_START_DIS bit is set to 1b, the device can restart only when the WAKE pin is toggled from low to high. The AUTO START DIS bit is set to 1b every time a valid VREG OV event is detected.

If any other current limit comparator check fails, the following occurs:

- The respective status bit for the ABIST current-limit failure is set.
- The device continues with the power-up sequence.
- The device goes into the SAFE state after the NRES pin is driven high.

(1) The regulator current-limit test (REG CL) includes the BUCK1, BUCK2, and BOOST current-limit circuits.

Figure 8-6. ABIST Run During Power-Up as the Device Transitions from the INIT State to the RESET State and Before the BUCK1, BUCK2, and **BOOST are Enabled**

8.9.4.2 ABIST in the RESET state

An ABIST run, when the device is in the RESET state, occurs during the NRES extension time and can be disabled by setting the AUTO_BIST_DIS bit in the SAFETY_CFG2 register after initial device power-up is complete. This ABIST run includes a diagnostic check of the error monitor for the ENDRV/nIRQ output driver. The primary purpose of this check is to confirm that the ENDRV/nIRQ error monitor can detect the failure. During this test, the ENDRV/nIRQ output pin is toggled while observing if the feedback from the input pin matches the output pin state after the propagation delay. The error monitor of the NRES output driver is checked by the LBIST.

This ABIST run consists of four ABIST groups that run sequentially. A completed ABIST run in the RESET state is indicated by all the ABIST_GROUPx_DONE bits (bits 3 through 0 in the SAFETY ABIST ERR STAT1 register). These bits are cleared to 0b while the corresponding ABIST group is running, and is set to 1b when the corresponding ABIST group is complete. The duration of the ABIST run in the RESET state is 400 µs (typical).

If any of scheduled diagnostic tests fail during this ABIST run, the following occurs:

- The device goes into the SAFE state.
- One or more ABIST error status bits in the SAFETY_ABIST_ERR_STAT1 through the SAFETY_ABIST_ERR_STAT6 registers are set.
- The ENDRV/nIRQ interrupt to the MCU is asserted.

Driving the ENDRV/nIRQ from high to low generates an interrupt to the external MCU in case of a detected-ABIST failure and allows the MCU to confirm the root cause of the ABIST failure by reading the SAFETY_ABIST_ERR_STAT1 through the SAFETY_ABIST_ERR_STAT6 status register.

This ABIST run does not check the current limit circuit of the regulators and the circuits of the VREG UV, VREG OV, VIN UV, and VIN OV voltage monitors. When the VREG regulator is enabled, running the VREG UV and VREG OV diagnostics would cause the VREG output to become uncontrollable. This ABIST run also does not include any general purpose external voltage monitor (EXT_VMONx) that is not enabled.

Figure 8-7. Full ABIST Run During NRES Extension When the Device is in the RESET State (when EXT_VMONx is not enabled)

8.9.4.3 ABIST in the DIAGNOSTIC, ACTIVE, and SAFE State

The system MCU can activate the ABIST when the device is in the DIAGNOSTIC, ACTIVE, or SAFE state through the ABIST_GROUPx_START control bits in the SAFETY_ABIST_CTRL register when the ABIST_SCHED_EN configuration bit in the SAFETY_CFG2 register is not set.

The number of ABIST groups of tests depends on how many ABIST_GROUPx_START bits have been set while the ABIST_SCHED_EN configuration bit in the SAFETY_CFG2 register is not set. The options are four ABIST group of tests (or a full ABIST run), three ABIST group of tests, two ABIST group of tests, or just one ABIST group of tests. Examples of the different groups of tests include any of the following:

- ABIST Group 1 \rightarrow ABIST Group 2 \rightarrow ABIST Group 3 \rightarrow ABIST Group 4, or
- ABIST Group 1 \rightarrow ABIST Group 2 \rightarrow ABIST Group 3, or
- ABIST Group 1 \rightarrow ABIST Group 3 \rightarrow ABIST Group 4, or
- ABIST Group 2 \rightarrow ABIST Group 3 \rightarrow ABIST Group 4, or
- ABIST Group $1 \rightarrow ABIST$ Group 2, or
- ABIST Group $1 \rightarrow$ ABIST Group 3, or
- ABIST Group $1 \rightarrow ABIST$ Group 4, or
- ABIST Group 2 \rightarrow ABIST Group 3, or
- ABIST Group $2 \rightarrow ABIST$ Group 4, or
- ABIST Group $3 \rightarrow ABIST$ Group 4, or
- ABIST Group 1, or
- ABIST Group 2, or
- ABIST Group 3, or
- ABIST Group 4

The full ABIST run, when the device is in the DIAGNOSTIC or ACTIVE state, includes a diagnostic check of the error monitor for the ENDRV/nIRQ output driver by allowing comparators in the overtemperature monitors (ABIST Group 4) to toggle the ENDRV/nIRQ pin in a known pattern for the duration of an analog comparator test, if any of the BUCKx/BOOST_OT_WARN_IRQ_EN bits are set. The ABIST of the overtemperature monitors includes both the warning and shutdown comparators. When the device is in the SAFE state, the ENDRV/nIRQ pin is always pulled to logic 0.

The diagnostics of the error monitor for the NRES output driver is performed by the LBIST.

At any time when an ABIST group of tests is set to run, the ABIST tests are activated only during the analog comparator output steady state (sampled analog comparator output matches respective deglitched output and SPI status bit).

If none of these conditions are met, then initiation of an ABIST run is delayed. The maximum wait time of an ABIST start is limited by its ABIST time-out function, which is ≈112 µs.

The full ABIST run is activated by setting all four ABIST_GROUPx_START control bits in the SAFETY ABIST CTRL register. As each ABIST group of tests are complete, a corresponding ABIST_GROUPx_DONE status bit is set in the SAFETY_ABIST_ERR_STAT1 status register. This ABIST_GROUPx_DONE status bit is cleared when the corresponding ABIST group of tests are running and is set to 1b when the corresponding ABIST group of tests are complete.

If any of scheduled diagnostic tests fail during an ABIST run or an ABIST time-out occurs and the ABIST_ACTIVE_FAIL_RESP bit is set to 0b, then the following occurs:

- The device goes into the SAFE state.
- One or more ABIST error status bits in the SAFETY_ABIST_ERR_STAT1 through the SAFETY_ABIST_ERR_STAT6 registers are set.
- The ENDRV/nIRQ pin is asserted low to interrupt the external system MCU.

This enables an interrupting of the external MCU in case of a detected ABIST failure and confirms its root cause by reading the SAFETY_ABIST_ERR_STAT1 through the SAFETY_ABIST_ERR_STAT6 status registers.

If any of the scheduled diagnostic tests fail during an ABIST run or an ABIST time-out occurs, and the ABIST_ACTIVE_FAIL_RESP bit is set to 1b, then the following occurs:

- The device does not change state.
- One or more ABIST error status bits in the SAFETY_ABIST_ERR_STAT1 through the SAFETY_ABIST_ERR_STAT6 registers are set.

Undervoltage and overvoltage comparator diagnostic tests do not impact the regulated output-voltage rails. This ABIST run does not include a circuit check of the regulator current-limit, VREG UV and VREG OV, and VIN UV and VIN OV diagnostic checks. When the VREG regulator is enabled, running the VREG UV and VREG OV diagnostics causes the VREG output to become uncontrollable, and for that reason it is excluded from this ABIST run.

Figure 8-8. ABIST Delayed Test Pulses

In the DIAGNOSTIC and SAFE state, the time interval, t_2 (time delay measured from the falling edge of test pulse n and the next rising edge of test pulse n+1), is a couple of system clock cycles.

(1) ENDRV toggling is checked by the system MCU.

Figure 8-9. Full ABIST When the Device is in the DIAGNOSTIC, ACTIVE, or SAFE State

[Figure](#page-57-0) 8-10 shows an example for running only the tests for the ABIST Group 1 and ABIST Group 4 groups by setting the ABIST_GROUP1_START and ABIST_GROUP42_START control bits in the SAFETY_ABIST_CTRL register.

(1) ENDRV toggling is checked by the system MCU.

Figure 8-10. Partial ABIST Run When the Device is in the DIAGNOSTIC, ACTIVE, or SAFE State

8.9.4.4 ABIST Scheduler in the ACTIVE State

The system MCU can activate the ABIST scheduler in the ACTIVE state through the ABIST_GROUPx_START control bits in the SAFETY_ABIST_CTRL register when the ABIST_SCHED_EN configuration bit in the SAFETY_CFG2 register is set. When enabled, the scheduler runs continuously until it is commanded to stop by clearing the ABIST_GROUP_xSTART control bits or when the device goes from the ACTIVE state. The ABIST scheduler cannot run in the DIAGNOSTIC and SAFE state (setting the ABIST_SCHED_EN configuration bit has no impact on ABIST runs in the DIAGNOSTIC and SAFE states when the ABIST GROUPx START control bits are set).

At any time when an ABIST group of tests is set to run, the ABIST tests are activated only during the analog comparator output steady state (sampled analog comparator output matches respective deglitched output and SPI status bit).

If none of the previously listed conditions are met, initiation of an ABIST run will be delayed. The maximum wait time to start an ABIST is time limited by its ABIST time-out function.

If any of the scheduled diagnostic tests fail during an ABIST run when the device is in the ACTIVE state or an ABIST start time-out event occurs, the device response depends on the ABIST ACTIVE FAIL_RESP configuration bit setting in the SAFETY_CFG2 register.

If the ABIST ACTIVE FAIL RESP bit is set to 0b, the following occurs:

- The device goes into the SAFE state.
- One or more (out of seven) of the ABIST error status bits in the SAFETY_ABIST_ERR_STAT1 through the SAFETY_ABIST_ERR_STAT4 registers are set.
- The ENDRV/nIRQ pin is asserted low to interrupt the external system MCU.

If the ABIST_ACTIVE_FAIL_RESP bit is set to 1b, the following occurs:

- The device stays in the SAFE state.
- One or more (out of seven) of the ABIST error status bits in the SAFETY_ABIST_ERR_STAT1 through SAFETY_ABIST_ERR_STAT4 registers are set.
- The SW interrupt bits are asserted in the SPI status word for each SPI access until the respective ABIST fail status bits are cleared by reading the SAFETY_ABIST_ERR_STATx status registers.

An ABIST-start time-out event can indicate a deglitch function failure, which can be detected by observing the GROUPx_ERR bit being set, but none of the individual status bits in the

SAFETY_ABIST_ERR_STATx registers are set. A deglitch function failure can be detected by the LBIST as well. Before a scheduled ABIST run, two cases of analog comparator failures can occur. These cases are defined as follows:

Case 1 An analog comparator fails in such a way that always indicates an active condition (for an example, driving HIGH and signaling all the time that an OV event occured).

After the deglitch time, the analog comparator output propagates through the deglitch function and is latched in a SPI-mapped register bit.

The ABIST start condition is met (the analog comparator output is equal to the deglitch function output) and the ABIST run starts.

Because the analog comparator is stuck HIGH (for an example, driving HIGH all the time even when a monitored voltage is in the nominal range) the ABIST run detects an analog comparator failure and signals an ABIST run fail.

Case 2 An analog comparator fails in such a way that the LBIST cannot detect an active condition (for an example, driving LOW all the time and unable to detect a valid OV event).

> The ABIST start condition is met (the analog comparator output is equal to the deglitch function output) and the ABIST run starts.

> Because the analog comparator is stuck LOW (for an example, driving LOW all the time even when a monitored voltage is in the OV range) the ABIST run detects an analog comparator failure and signals an ABIST run fail.

Copyright © 2019–2020, Texas Instruments Incorporated *Detailed Description*

Undervoltage and overvoltage comparator diagnostic tests do not impact the regulated output-voltage rails. This ABIST run does not check the current limit circuit of the regulators and the circuits of the VREG UV, VREG OV, VIN UV, and VIN OV voltage monitors. When the VREG regulator is enabled, running the VREG UV and VREG OV diagnostics causes the VREG output to become uncontrollable and for that reason not included in this ABIST run.

[Figure](#page-60-0) 8-11 shows an example with tests for all four ABIST groups when the ABIST_GROUP1_START, ABIST_GROUP2_START, ABIST_GROPU_START3, and ABIST_GROUP_START4 control bits are set.

(1) ENDRV toggling is checked by the system MCU.

Figure 8-11. The ABIST Scheduler in the ACTIVE State

[Figure](#page-61-0) 8-12 shows an example with tests for two ABIST groups when only the ABIST_GROUP1_START and ABIST_GROUP3_START control bits are set.

Figure 8-12. ABIST Scheduler in the ACTIVE State

The ABIST scheduler runs the activated ABIST group of tests periodically in the ACTIVE state when at least one of the ABIST_GROUPx_START bits is set and while the ABIST_SCHED_EN configuration bit is set. The test repetition period is programmable through the ABIST_SCHED_DLY configuration bits in the SAFETY_CFG8 register. This time period is defined by [Figure](#page-57-0) 8-10. The time delay between any two ABIST groups of tests can be from 281.6 ms to 10380.9 s.

[TPS65313-Q1](http://www.ti.com/product/tps65313-q1?qgpn=tps65313-q1)

www.ti.com SLDS222B –OCTOBER 2019–REVISED MARCH 2020

Figure 8-13. ABIST Scheduler

In the ACTIVE state, the t_2 time interval is defined by [Equation](#page-62-0) 1.

 t_2 = (ABIST_SCHED_DLY + 1) \times 256 \times (t_{WD_WIN1} + t_{WD_WIN2})

where

- ABIST_SCHED_DLY is set by the configuration bits in the SAFETY_CFG8 register.
- t_{WD_WIN1} is a Watchdog Window #1 duration set by the configuration bits in the WDT_WIN1_CFG register.
- t_{WD_WIN2} is a Watchdog Window #2 duration set by the configuration bits in the WDT_WIN2_CFG register. register. (1)

8.9.5 Logic Built-In Self-Test

The logic built-in self-test (LBIST) tests the following monitoring and protection circuits in the digital core:

- The digital clock monitors (DIG_CLK_MON1, DIG_CLK_MON2, DIG_CLK_MON3, DIG_CLK_MON4, DIG CLK MON5, and DIG CLK MON6)
- The watchdog
- The MCU error signal monitor
- The ENDRV/nIRQ pin error detector
- The NRES pin error detector
- The SPI status registers
- The EEPROM controller
- The ABIST controller
- The SPI controller
- The deglitch circuits

The digital core LBIST implementation is using an at-speed capture cycle with a run time of approximately 1.7 ms.

In case of an LBIST failure, the device goes into the SAFE state, and the LBIST_CORE_ERR bit in the SAFETY_LBIST_ERR_STAT register is set.

The LBIST runs in the RESET state when the RESET state extension is in progress. The LBIST can also run in the other operating states by setting the LBIST_EN bit, if the system fault-response time can allow the total 1.7 ms (typical) of run time to occur. During the LBIST, the device cannot monitor the supply outputs or the system MCU with the ESM and the watchdog. When the LBIST is complete, the LBIST_DONE status bit is set and the LBIST_EN control bit in the SAFETY_LBIST_CTRL register is cleared.

Copyright © 2019–2020, Texas Instruments Incorporated *Detailed Description*

When the LBIST is activated in the DIAGNOSTIC state, the device clears the DIAG EXIT MASK bit in the DEV_STAT2 register. The DIAGNOSTIC state time-out timer continues to run while the LBIST is in progress. To keep the device in the DIAGNOSTIC state, the system MCU must set the DIAG_EXIT_MASK bit after the LBIST completion.

When the LBIST is activated while the device is in the ACTIVE state or the SAFE state, the state of the ENDRV/nIRQ driver is latched. The state of the ENDRV/nIRQ drive is restored when the LBIST is complete.

The diagnostic test on the LBIST can run by setting the LBIST_DIAG_EN control bit. The test on the LBIST signature check is performed by modifying either the expected signature value, input data string modification or both to force an LBIST error. The LBIST_DIAG_EN bit is cleared when the LBIST diagnostic test is complete.

The [Table](#page-63-0) 8-3 summarizes the consequences of the LBIST runs.

Table 8-3. LBIST Control and Status

(1) TI does not recommended setting both the LBIST_EN and LBIST_DIAG_EN bits at the same time. In this case, the LBIST_DIAG_EN bit setting has higher priority.

(2) If the system MCU keeps polling the LBIST_DONE status bit while the LBIST is in progress, the bit reads 0b until the LBIST is complete and until the SPI communication is restored. However, the first read command after the LBIST completion can generate a SPI format error, which is noted by the SPI_ERR[1:0] bit when set to 10b at the next read command. The LBIST_DONE bit is then the accurate representation of the LBIST status during this same SPI read command. TI recommends that the MCU read the bit again and confirm the bit is cleared back to 0b.

(3) This value assumes that the LBIST_DIAG_ERR bit was set to 0b prior to setting the LBIST_DIAG_EN bit.

(4) This value assumes that the LBIST_CORE_ERR bit was set to 0b prior to setting the LBIST_EN bit.

8.9.6 Junction Temperature Monitors

The device has three die junction temperature monitors that sense the die temperature near the power MOSFETs in the BUCK1 regulator, BUCK2 regulator, and BOOST converter. Each monitor has a warning threshold (T_{WARN TH}) and a shutdown threshold (T_{STD TH}), and the SPI register has separate status bits to indicate an overtemperature warning event and overtemperature shutdown event. In addition to the status bit in the SPI register, an overtemperature warning event from each regulator can be configured by writing to the DEV CFG2 register, to interrupt the system MCU by pulling the ENDRV/nIRQ pin low.

If an overtemperature shutdown condition is detected from any regulator, then the device turns off the corresponding regulator. Refer to [Section](#page-29-0) 8.3.5, [Section](#page-33-0) 8.4.5, and [Section](#page-36-0) 8.5.3 for details on device behavior in the event of junction overtemperature. The ABIST runs the diagnostic check on the junction temperature monitors.

[Table](#page-64-0) 8-4 provides an overview of junction temperature monitoring.

VOLTAGE RAIL DETECTION THRESHOLD RANGE DEGLITCH TIME DEVICE BEHAVIOR UPON DETECTION (SPI FLAG, STATE TRANSITION, NRES/ENDRV PIN STATUS) WARN SHUTDOWN WARN SHUTDOWN(1) BUCK1 150°C to 170°C 170°C to 190°C 60 µs to 80 µs SAFETY_BUCK1_STAT2[0] No change in state $NRES = 1$, $ENDRV/nIRQ = 0$ if BUCK1_OT_WARN_IRQ_EN = 1b, No change in NRES and ENDRV/nIRQ if BUCK1_OT_WARN_IRQ_EN = 0b SAFETY_BUCK1_STAT2[1] OFF state if BUCK1_OT_OFF_EN $= 1b$, SAFE state (2) if BUCK1_OT_OFF_EN = 0b $NRES = 0$, $ENDRV/nIRQ = 0$ if BUCK1_OT_OFF_EN = 1b $NRES = 1$, $ENDRV/nIRQ = 0$ if BUCK1_OT_OFF_EN = 0b BUCK2 SAFETY_BUCK2_STAT2[0] No change in state $NRES = 1$, $ENDRV/nIRQ = 0$ if BUCK2_OT_WARN_IRQ_EN = 1b No change in NRES and ENDRV/nIRQ if BUCK2_OT_WARN_IRQ_EN = 0b SAFETY_BUCK2_STAT2[1] S AFE state⁽³⁾ $NRES = 1$, $ENDRV/nIRQ = 0$ BOOST SAFETY_BOOST_STAT2[0] No change in state $NRES = 1$, $EN\overline{D}RV/nIRQ = 0$ if BOOST_OT_WARN_IRQ_EN = 1b No change in NRES and ENDRV/nIRQ if BOOST_OT_WARN_IRQ_EN = 0b SAFETY_BOOST_STAT2[1] S AFE state⁽⁴⁾ $NRES = 1$, $ENDRV/nIRQ = 0$

Table 8-4. Junction Overtemperature Protection Overview

(1) After the regulator is turned off because of an overtemperature shutdown condition, the regulator cannot be enabled again until the die junction temperature decreases to less than the T_{WARN} $_{TH}$ – T_{WARN} $_{TH}$ $_{HYS}$.

(2) All three regulators are turned off.

(3) The BUCK2 regulator is turned off with the BUCK2_EN control bit cleared to 0b.

(4) The BOOST converter is turned off with the BOOST_EN control bit cleared to 0b.

8.9.7 Current Limit

The integrated power MOSFETs of all switched-mode regulators are protected by current-limit circuits that detect overcurrent events. The current-limit circuit in each regulator detects an overload and short-circuits event. An overload event occurs when a regulator is loaded with a load greater than the value specified in [Section](#page-6-0) 6. As the output load continues to increase, the current-limit circuit detects short-circuit events and the corresponding regulator is turned off. The LS power MOSFETs in the BUCK1 and BUCK2 regulators and the HS power MOSFET in the BOOST converter are also protected from an reverse sink overcurrent event, which can occur if the switch pins (PHx) are short-circuited either to supply or to ground, depending on the regulator topology. The SPI register has separate status bits for the overload, short-circuit, and reverse sink overcurrent events for each regulator. For more information on the device behavior when an overcurrent event is detected, see [Section](#page-27-0) 8.3.4, [Section](#page-32-0) 8.4.4, and [Section](#page-35-0) 8.5.1. The ABIST runs the diagnostic check on the current-limit circuits.

[Table](#page-65-0) 8-5 provides an overview of current-limit protection.

Table 8-5. Current-Limit Protection Overview

(1) Inductor and switch peak current.

(2) All three regulators are turned off.

(3) The BUCK2 regulator is turned off with the BUCK2_EN control bit cleared to 0b.

(4) The BOOST controller is turned off with the BOOST_EN control bit cleared to 0b.

8.9.8 Loss of Ground (GND)

A loss-of-GND detection circuit monitors the voltage difference between the power-ground pins (PGNDx) of the switched-mode regulator and the analog ground pin (AGND). If the voltage difference is either less than the V_{GLTH LOW} or greater than the V_{GLTH HIGH}, the related switched-mode regulator is disabled and cannot be enabled again as long as the condition is still present. The device state after a loss-of-GND detection is determined by the device configuration.

In case of a loss-of-PGND event on the BUCK1 regulator, the following occurs for the bit settings listed as follows:

- If the BUCK1_PGND_LOSS_OFF_EN bit is set to 1b the following occurs:
	- The BUCK1 regulator, BUCK2 regulator, and BOOST converter are disabled with activated internal resistor discharge.
	- The BUCK1_PGND_LOSS status bit is set.
	- The device goes into the OFF state.
	- The BUCK1 PGND-loss bit is latched in the Analog_Latch.
- If the BUCK1 PGND LOSS OFF EN bit is set to 0b the following occurs:
	- The BUCK1 regulator, BUCK2 regulator, and BOOST converter are disabled without activating internal resistive discharge.
	- The BUCK1_PGND_LOSS status bit is set.
	- The BUCK2_EN and BOOST_EN control bits are cleared.
	- The device goes into the SAFE state.
	- The device error counter increments.
	- An interrupt to the system MCU is generated (driving the ENDRV/nIRQ pin low).

NOTE

Because at least one undervoltage event of the three regulators should be configured as a global RESET condition, the device eventually goes into to the RESET state as the regulator outputs discharge to less than its UV-threshold levels. When the device is in the RESET state, the BUCK1 regulator is automatically enabled again if the BUCK1 loss-of-GND event is no longer detected.

In case of a loss-of-PGND event for the BUCK2 regulator the following occurs:

- The BUCK2 regulator is disabled without activating internal resistive discharge.
- The BUCK2 EN control bit is cleared.
- The BUCK2 PGND LOSS status bit is set.
- The device goes into the SAFE state.
- The device error counter increments.
- An interrupt to the system MCU is generated (driving the ENDRV/nIRQ pin low).
- If the BUCK2 undervoltage event is configured as a global RESET state condition (the BUCK2_UV_RST_EN bit is set to 1b), the device goes into the RESET state as the V_{BUCK2} output voltage discharges to less than its UV-threshold level.
- If the BUCK2 undervoltage event is not configured as a global RESET state condition (the BUCK2 UV RST EN bit is set to 0b), the device does not change the state. The system MCU can try to enable the BUCK2 regulator by setting the BUCK2_EN control bit.

In case of a loss-of-PGND event on the BOOST converter the following occurs:

- The BOOST converter is disabled.
- The BOOST EN control bit is cleared.
- The BOOST_PGND_LOSS status bit is set.
- If the BOOST undervoltage event is configured as a global RESET condition (the BOOST_UV_RST_EN bit is set to 1b), the device goes into the RESET state as the V_{BOOST} output voltage discharges to less than its UV-threshold level.
- If the BOOST undervoltage event is not configured as a global RESET condition (the BOOST UV RST EN bit is set to 0b), the device stays in the current state. The system MCU can try to enable the BOOST converter by setting the BOOST_EN control bit.

8.9.9 Diagnostic Output Pin (DIAG_OUT)

The multiplexer switches internal analog and digital signals to the DIAG_OUT pin. The SPI register DIAG MUX SEL sets the mode of this multiplexer. Both the analog and digital signals have separate buffers (AMUX buffer and DMUX buffer) for sufficient drive capability.

The MUX CFG[1:0] bits in the DIAG CTRL register selects the type of signal (either analog or digital) on the DIAG_OUT pin. The MUX_EN control bit in the DIAG_CTRL register enables the DIAG_OUT multiplexer output. When disabled, the DIAG_OUT pin is in the high-impedance state.

The VIO pin supplies both the AMUX buffer and DMUX buffer. When an overvoltage event occurs on the VIO pin, the device disconnects the supply to the AMUX and DMUX buffers as shown in [Figure](#page-67-0) 8-14.

Texas **INSTRUMENTS**

(1) The marked analog signals are connected to the AMUX through a resistor divider.

Figure 8-14. DIAG_OUT Analog and Digital MUX

8.9.9.1 Analog MUX Mode on DIAG_OUT

[Table](#page-67-1) 8-6 lists the selectable analog internal signals on the DIAG_OUT pin. In the DIAG_CTRL register, the MUX_CFG[1:0] bits must be set to 10b for the analog MUX mode. In this mode, the digital output buffer (see [Figure](#page-67-0) 8-14) is in the high-impedance state.

Table 8-6. AMUX Channel Selection (continued)

8.9.9.2 Digital MUX Mode on DIAG_OUT

[Table](#page-68-0) 8-7 lists the selectable digital internal signals on the DIAG_OUT pin. In the DIAG_CTRL register, the MUX_CFG[1:0] bits must be set to 01b for DMUX mode. In this mode, the analog output buffer (see [Figure](#page-67-0) 8-14) is in the high-impedance state.

Most of these signals are internal error signals which influence the device state and behavior of the NRES and ENDRV pins.

Table 8-7. DMUX Channel Selection

Copyright © 2019–2020, Texas Instruments Incorporated *Detailed Description*

Table 8-7. DMUX Channel Selection (continued)

8.9.9.2.1 MUX-Output Control Mode

For a diagnostic interconnect check between the DIAG_OUT pin and the analog-and-digital input pin of the MCU, the state of the DIAG_OUT pin is controlled with the MUX_OUT SPI bit in the DIAG_CTRL register. To use this mode, the MUX_CFG[1:0] bits must be set to 00b in the DIAG_CTRL register for MUX output-control mode.

8.9.9.2.2 Device Interconnect Mode

To perform a diagnostic interconnect check at the digital input pins (the MCU_ERR, NCS, SDI, and SCK pins), the MUX CFG[1:0] bits in the DIAG CTRL register must be set to 11b for device interconnect mode. Use the INT CON[2:0] bits in the DIAG CTRL register to select which of these digital inputs are multiplexed to the DIAG_OUT pin (for more information on the DIAG_CTRL register, see [Section](#page-192-0) 9.2.4).

A diagnostic check at the SDO digital-output pin is also possible in DMUX mode. This check uses the sequence that follows:

- Set the INT_CON[2:0] bits in the DIAG_CTRL register to 111b.
- Keep the SPI NCS pin HIGH.
- Use the SPI_SDO bit (bit D6 in the DIAG_CTRL register) to control the state of the SPI_SDO output buffer.

During this SPI_SDO output buffer check, the SPI_SDO input buffer is observed on the DIAG_OUT pin.

8.9.10 Watchdog

The TPS65313-Q device includes a closed-loop digital-watchdog (WD) function that operates in two different modes to monitor the external MCU. The WD requires specific triggers sent by the MCU as SPI messages based on specific, periodic requests (or questions) from the TPS65313-Q1 in both operating modes. The MCU must send the SPI trigger messages (or answers) at specific timing intervals to correctly service the device WD function, and enable operation of the safing path driver or MCU error interrupt (the ENDRV/nIRQ output pin).

Section [8.9.10.5.1](#page-82-0) explains the WD initialization events.

8.9.10.1 WD Question and Answer Configurations

The TPS65313-Q1 WD function has two different functional modes of operation defined as follows:

- **Q&A Multi-Answer mode** An MCU WD answer is a sequence of four distinct SPI messages in a specific sequence order and timing during RESPONSE WINDOW 1 and RESPONSE WINDOW 2. This functional mode configuration is selected by setting the WD_CFG bit to 0b in the SAFETY_CFG3 register.
- **Q&A Single-Answer mode** An MCU WD answer is a single SPI message sent during the watchdog OPEN WINDOW. This functional mode configuration is selected by setting the WD_CFG bit to 1b.

For both WD modes and when the device is in the DIAGNOSTIC state, the device provides a WD pending question through the SPI-mapped WDT_QUESTION_VALUE register and its WD_QUESTION[3:0] bits. The MCU performs a fixed series of arithmetic operations on the WD question value and returns a single WD answer (in a Q&A single-answer mode) or four WD answers (in a Q&A multi-answer mode) to the device by writing to the WDT_ANSWER register.

The WD answers provided by the system MCU are considered correct when the following occurs:

- For WD Q&A multi-answer mode:
	- All answers have the correct value.
	- Answers were received in the correct sequence order.
	- Answers were received in the correct timing intervals during RESPONSE WINDOW 1 and RESPONSE WINDOW 2.
- For WD Q&A single-answer mode:
	- The answer has the correct value.
	- The answer was received during the active OPEN WINDOW.

The WD answer provided by the system MCU is considered incorrect when one of the following occurs:

- The MCU returns SPI answers before or after the correct timing window.
- The MCU returns an incorrectly calculated WD answer.
- The MCU returns the correct answers in the wrong sequence.

A WD time-out event occurs if the MCU fails to send any WD-related SPI responses during programmed WD windows (RESPONSE WINDOW 1 and RESPONSE WINDOW 2 for WD Q&A multi-answer mode, or OPEN WINDOW and CLOSE WINDOW for WD Q&A single-answer mode). A WD time-out event is considered a *no answer event* and the TIME_OUT status bit is set. Each WD TIME_OUT event increments the WD_FAIL_CNT[3:0] counter by 1 and is followed by the start of a new WD Q&A sequence run.

The WD TIME_OUT event can be used by the MCU application software (SW) to establish synchronization between the device and MCU SW and HW processes. Each WD TIME_OUT event is followed by the start of a new WD Q&A sequence run. Another way to synchronize the MCU and the device WD function is updating the device WD configuration or WD window duration. Each configuration update increments the WD_FAIL_CNT[3:0] counter by 1, followed by the start of a new WD Q&A sequence run. All events that trigger new WD cycle start are covered in WD Function Initialization [Table](#page-82-1) 8-[13](#page-82-1). The default setting for WD_RST_EN bit is 1b.

8.9.10.2 WD Failure Counter and WD Status

The WD function uses a WD failure counter (WD_FAIL_CNT[3:0]) to track correct and incorrect MCU answers. The WD_FAIL_CNT[3:0] counter increments for each incorrect answer and decrements for each correct answer.

The WD_FAIL_CNT[3:0] counter is updated by the following events when the device is in the DIAGNOSTIC or ACTIVE or SAFE state:

- A correct WD answer decrements the WD_FAIL_CNT[3:0] counter by 1.
- A wrong WD answer increments the WD_FAIL_CNT[3:0] counter by 1.
- An incomplete or missing WD answer for the duration of the programmed WD sequence duration (or WD time-out event) increments the WD_FAIL_CNT[3:0] counter by 1 and sets the TIME_OUT status bit in the WDT_STATUS register.
- Any change in the WD_CFG bit, WD_window time durations (WDT_WIN1_CFG or WDT_WIN2_CFG register), or WD answer generation configurations (WDT_QA_CFG register) increments the WD_FAIL_CNT[3:0] counter by 1.

When the value of the WD_FAIL_CNT[3:0] counter is less than the value set by the WD_FC_ENDRV_TH[3:0] bits, the WD function is considered to be *in range*, and the device keeps the WD-enabled function active (the ENDRV/nIRQ driver can be activated and the ENDRV/nIRQ pin is pulled high). The WD-enabled function is enabled by setting the ENDRV_EN control bit in the SAFETY CHECK CTRL register. When the value of the WD FAIL CNT[3:0] counter is greater than the value set by the WD_FC_ENDRV_TH[3:0] bits in the SAFETY_CFG4 register, the WD function is considered to be *out of range*, and the device disables the WD-enabled ENDRV/nIRQ function by driving ENDRV/nIRQ pin low. [Table](#page-73-0) 8-8 summarizes the settings of the WD status bits depending on the WD_FAIL_CNT[3:0] counter value with respect to the WD_FC_ENDRV_TH[3:0] bits value.

- (1) When the condition is met, the device goes from the ACTIVE or DIAGNOSTIC state to the SAFE state. No action occurs if the device is in the SAFE state.
- (2) When the condition is met, the device stays in the ACTIVE state if the MCU_ESM_RST_EN bit is 0b. When the condition is met, the device goes from the ACTIVE or DIAGNOSTIC state to the RESET state if the MCU_ESM_RST_EN bit is 1b
- (3) When the condition is met, the device does not go from the ACTIVE or DIAGNOSTIC state to the SAFE state.
- (4) When the condition is met, the device goes from the ACTIVE or DIAGNOSTIC state to the SAFE state.

Figure 8-15. Watchdog Impact on ENDRV/nIRQ Output Function

(1) The WD is in range.

(2) The WD is out of range.

(3) The WD_FAIL status bit is set each time the WD_FAIL_CNT[3:0] counter increments.

If the WD_RST_EN configuration bit in the SAFETY_CFG3 register is set to 1b, the WD generates a reset to the MCU by driving NRES pin low when the WD_FAIL_CNT[3:0] counter reaches the programmed threshold set by the WD_FC_RST_TH[3:0] bits. [Table](#page-73-0) 8-9 summarizes the WD status bits and device state depending on the WD_FAIL_CNT[3:0] counter value with respect to WD_FC_RST_TH[3:0] bits value.

(1) The WD is in range.

(2) The WD is out of range.

(3) The WD_FAIL status bit is set each time the WD_FAIL_CNT[3:0] increments.

(4) When device was in DIAGNOSTIC or ACTIVE state, or device was in SAFE state and SAFE_EXIT SPI command is received.

When a NPOR event occurs, the WD_FAIL_CNT[3:0] counter is initialized to 0x05, which is the initial value of the WD_FC_ENDRV_TH[3:0] bits. While the device is in the DIAGNOSTIC state, the MCU can set the desired WD_FC_ENDRV_TH[3:0] and WD_FC_RST_TH[3:0] values. Setting new WD_FC_ENDRV_TH[3:0] value in DIAGNOSTIC state causes the WD_FAIL_CNT[3:0] counter to be set to the same new value. This WD_FAIL_CNT[3:0] bits update is to make sure that the ENDRV function is initially disabled until correct WD answers are provided by the MCU.

When the WD_FAIL_CNT[3:0] counter reaches a count of 0xF, any new incorrect answer from the MCU does not change the counter value. The counter stays at 0xF. Similarly, when the WD_FAIL_CNT[3:0] counter reaches a count of 0x0, any new correct WD answers do not change the counter value. The counter stays at 0x0.

8.9.10.3 WD SPI Event Definitions

The WD SPI events are defined as follows:

WD Question The WD question is a 4-bit word (see Section [8.9.10.5\)](#page-76-0).

This event occurs after a SPI request by the MCU SPI to read the WD question value register (WD_QUESTION[3:0]).

If the SPI frame is not successfully transmitted (a SPI fault is detected), the WD question event does not occur.

The MCU can request the pending active question value at the start of the new WD Q&A sequence run, but this MCU request is not a required condition for achieving a correct WD answer. The MCU can calculate the expected question value by running a questiongeneration algorithm.

WD Answers in WD Q&A Multi-Answer mode The WD answer is a 32-bit word containing 4 bytes (WD_ANSWER_RESP_3, WD_ANSWER_RESP_2, WD_ANSWER_RESP_1, and WD_ANSWER_RESP_0).

> The response occurs with an MCU write access to the WD_ANSWER[7:0] bits in the WDT_ANSWER register.

> Each WD question requires four WD answers (three answers during RESPONSE WINDOW

1 and one answer during RESPONSE WINDOW 2).

The WD_ANSW_CNT[1:0] value is at 0x3 when the WD enters RESPONSE WINDOW 1 and decrements by 1 for each received WD answer.

WD Answers in WD Q&A Single-Answer mode The WD answer is an 8-bit word, WD_ANSWER_RESP_1.

> The WD answer occurs with an MCU write access to the WD_ANSWER[7:0] bits during an OPEN WINDOW.

WD_ANSW_CNT[1:0] value stays at 0x1.

8.9.10.4 WD Q&A Sequence Run

NSTRUMENTS

A new WD Q&A sequence run starts after one of the following:

- A WD time-out event (after the OPEN WINDOW and the CLOSE WINDOW elapse in WD Q&A Single-Answer mode or after RESPONSE WINDOW 1 and RESPONSE WINDOW 2 elapse in WD Q&A Multi-Answer mode without a complete answer from the MCU).
- The modifying of the WD configuration mode or updating of the WD window duration times.
- The writing of the final answer byte (WD_ANSWER_RESP_0) for the previous WD Q&A sequence run.

In the WD Multi-Answer Mode the WD Q&A sequence run starts with RESPONSE WINDOW 1 followed by RESEPONSE WINDOW 2 in WD Q&A multi-answer mode. The WD window duration times $(t_{WD|RESP|WIN1})$ and $t_{WD|RESP|WIN2})$ are configurable through the WDT_WIN1_CFG and WDT_WIN2_CFG configuration registers when the device is in the DIAGNOSTIC state. Use [Equation](#page-74-0) 2 to calculate the time period for RESPONSE WINDOW 1. Use [Equation](#page-74-1) 3 to calculate the time period for RESPONSE WINDOW 2.

 $t_{WD \; RESP \; WIN1} = (WD_RW1C[7:0] + 1) \times 0.55 \; ms$

where the WD_RW1C[7:0] bits are located in the WDT_WIN1_CFG SPI register.
$$
t_{WD \text{ RESP WIN2}} = (WD_RW2C[4:0] + 1) \times 0.55 \text{ ms}
$$
 (2)

where the WD_RW2C[4:0] bits are located in the WDT_WIN2_CFG SPI register. (3)

In the WD Q&A Single-Answer Mode the WD &A sequence run starts with a CLOSE WINDOW followed by an OPEN WINDOW in WD Q&A single-answer mode. The WD window duration times ($t_{WDCLOSE}$ win and t_{WD OPEN WIN}) are configurable through the WDT_WIN1_CFG and WDT_WIN2_CFG configuration registers when the device is in the DIAGNOSTIC state. Use [Equation](#page-74-2) 4 to calculate the time period for CLOSE WINDOW. Use [Equation](#page-74-3) 5 to calculate the time period for OPEN WINDOW.

 $t_{WD_CLOSE_WIN} = (WD_CWC[7:0] + 1) \times 0.55$ ms

```
where the WD_CWC[7:0] bits are located in the WDT_WIN1_CFG SPI register. (4)
t_{WD~OPEN~WIN} = (WD\_OWC[4:0] + 1) \times 0.55 ms
```
where the WD_OWC[4:0] bits are located in the WDT_WIN2_CFG SPI register. (5)

The WD function uses the internal 8-MHz (with \pm 5% accuracy) and the SYSCLK clock as a time reference for creating the 0.55-ms time-step resolution. The SPI SW_LOCK command can be used to lock write access to the WDT_WIN1_CFG and WDT_WIN2_CFG registers.

Texas **NSTRUMENTS**

(1) The MCU is not required to request the WD question. The MCU can start with correct answers, WD_ANSWER_RESP_x bytes anywhere within the RESPONSE WINDOW 1. The new WD question is always generated within one system clock cycle after the final WD_ANSWER_RESP_0 answer during the previous WD Q&A sequence run.

(2) The MCU can schedule other SPI commands between the WD_ANSWER_RESPx responses (even a command requesting the WD question) without any impact to the WD function as long as the WD_ANSWER_RESP_[3:1] bytes are provided within the RESPONSE WINDOW 1 and WD_ANSWER_RESP_0 is provided within the RESPONSE WINDOW 2.

Figure 8-16. WD Q&A Sequence Run for WD Q&A Multi-Answer Mode

STRUMENTS

- (1) The MCU is not required to request the WD question. The new WD question is always generated within one system clock cycle after the correct WD_ANSWER_RESP_0 byte is provided during the previous WD Q&A sequence run.
- (2) The MCU must provide a correct answer in the OPEN WINDOW.

Figure 8-17. WD Q&A Sequence Run for WD Q&A Single-Answer Mode

8.9.10.5 WD Question and Answer Value Generation

The 4-bit WD question, WD_QUESTION[3:0], is generated by 4-bit Markov chain process. A Markov chain is a stochastic process with Markov property, which means that state changes are probabilistic, and the future state depends only on the current state. The valid and complete WD answer sequence for each WD Q&A mode is as follows:

- In WD Q&A multi-answer mode:
	- 1. Three correct SPI WD answers are received during RESPONSE WINDOW 1.
	- 2. One correct SPI WD answer is received during RESPONSE WINDOW 2.
	- 3. In addition to the previously listed timing, the sequence of four responses shall be correct.
- In WD Q&A single-answer mode:
	- 1. No SPI WD answer is received during the CLOSE WINDOW.
	- 2. One correct SPI WD answer is received during the OPEN WINDOW.

The WD question value is latched in the WD_QUESTION[3:0] bits of the WDT_QUESTION_VALUE register and can be read out at anytime.

Texas **INSTRUMENTS**

(1) If the current *y* value is 0000, the next *y* value will be 0001. The next watchdog question generation process starts from that value.

Figure 8-18. Watchdog Question Generation

Table 8-10. Set of WD Questions and Corresponding WD Answers Using Default Setting

(1) This option is used for the WD Q&A Single-Answer mode (the WD_CFG bit is set to 1b).

Feedback Settings Controllable through WDT_Q&A_CFG [7:6] register bit settings (default value 0x00, signals marked in red) Expected Answers to be written into WDT_ANSWER register WDT_ANSW_CNT [1] (from WDT_STATUS register) WD_ANSWER [0] WD_QUESTION [1] WD_QUESTION [1] WD_QUESTION [3] WD_QUESTION [0] WD_QUESTION [3] WD_QUESTION [2] WD_QUESTION [1] WD_QUESTION [2 WD_QUESTION [1] WD_QUESTION [0] WD_QUESTION [3] WDT_ANSW_CNT [1] (from WDT_STATUS register) WDT_ANSW_CNT [1] (from WDT_STATUS register) WDT_ANSW_CNT [1] (from WDT_STATUS register) WDT_ANSW_CNT [0] (from WDT_STATUS register) 00 01 10 11 00 01 10 11 00 01 10 11 00 01 10 11 00 01 10 11 00 01 10 11 00
01
10
11 00 01 10 11 00 10 11 00 01 10 11 WD_QUESTION [0] WD_QUESTION [1] WD_QUESTION [2] WD_QUESTION [3] WD_QUESTION [3] WD_QUESTION [2] WD_QUESTION [1] WD_QUESTION [0] WD_QUESTION [0] WD_QUESTION [1] WD_QUESTION [2] WD_QUESTION [3] WD_QUESTION [2] WD_QUESTION [1] WD_QUESTION [0] WD_QUESTION [3] WD_QUESTION [0] WD_QUESTION [3] WD_QUESTION [1] WD_QUESTION [1] WD_QUESTION [3] WD_QUESTION [2] WD_QUESTION [1] WD_QUESTION [0] WD_QUESTION [2] WD_QUESTION [1] WD_QUESTION [0] WD_QUESTION [3] WD_QUESTION [0] WD_QUESTION [3] WD_QUESTION [2] WD_QUESTION [1] WD_QUESTION [3] WD_QUESTION [2] WD_QUESTION [1] WD_QUESTION [0] 00 01 10 11 00 01 10 11 WD_QUESTION [1] WD_QUESTION [0] WD_QUESTION [2] WD_QUESTION [3] WD_ANSWER [1] WD_ANSWER [2] WD_ANSWER [3] WD_ANSWER [4] WD_ANSWER [5] WD_ANSWER [6] WD_ANSWER [7]

Table 8-11. Correct and Incorrect WD Q&A Sequence Run Scenarios for WD Q&A Multi-Answer Mode (WD_CFG = 0b)

Table 8-11. Correct and Incorrect WD Q&A Sequence Run Scenarios for WD Q&A Multi-Answer Mode (WD_CFG = 0b) (continued)

Table 8-12. Correct and Incorrect WD Q&A Sequence Run Scenarios for WD Q&A Single-Answer Mode

The watchdog status bits (ANSW_ERR, ANSW_EARLY, SEQ_ERR, and TIME_OUT) in the WDT_STATUS register are updated at the end of each WD cycle. Read access to the WDT_STATUS register during an active WD cycle returns the status of previous WD cycle and clears the WD status bits.

8.9.10.5.1 WD Initialization Events

[Table](#page-82-0) 8-13 lists the multiple events that initialize the WD function and details on what gets initialized by each event.

Table 8-13. WD Function Initialization

(1) This bit is initialized to 0x3 when the WD_CFG bit is set to 0b (WD Q&A multi-answer mode) and to 0x01 when the WD_CFG bit is set to 1 (WD Q&A single-answer mode).

(2) The TIME_OUT, ANSW_ERR, ANSW_EARLY, and SEQ_ERR bits in the WDT_STATUS register and the WD_FAIL bit in the SAFETY_ERR_STAT2 register are all initialized to 0x0.

(3) A YES for this bit means that it is set to 1b.

(4) Along with these registers, the WD question-generation engine is also initialized.

(5) The bits or registers will change to reflect the actual values written in each initialization-triggering event.
(6) This bit is initialized to 0x5 which is the initial value of the WD FC ENDRV THI3:01 value.

This bit is initialized to 0x5 which is the initial value of the WD_FC_ENDRV_TH[3:0] value.

(7) Increments by 1.

(8) This bit is initialized to the current WD_FC_ENDRV_TH[3:0] value.

(9) This bit is Initialized to 0xF.

(10) This bit is Initialized to 0x0.

8.9.11 MCU Error Signal Monitor

The MCU error signal monitor (ESM) monitors the system MCU-error events signaled over the MCU_ERR input pin. The ESM is configurable for two different operating modes. The first mode is TMS570 mode, in which the ESM detects a low-pulse signal with a programmable low-pulse width duration threshold. The second mode is PWM mode, in which the ESM detects a PWM signal with a programmable minimum and maximum pulse-width threshold for the low pulse and high pulse.

The operating mode of the ESM is controlled through the MCU_ESM_CFG bit in the SAFETY_CFG3 SPI register. The ESM is disabled by default, and can be activated by setting the MCU_ESM_EN bit to 1b in the SAFETY_CHECK_CTRL SPI register.

In TMS570 mode, the SAFETY ERR PWM LMAX register sets the threshold of the low-signal duration. When TMS570 mode is enabled and monitoring signal is high, monitoring starts after the first high to low signal transition. If monitoring signal is low when TMS570 mode is enabled and monitoring signal does not transition high for the duration of the $t_{TMS570\,\,STAT\,\,TO}$ start-up time-out window, an error is detected, the ESM failure counter (MCU_ESM_FC[3:0]) is incremented, and the $t_{TMS570\text{ START}}$ to start-up time-out window is restarted again. The duration of the start-up time-out window $t_{TMS570_START_TO}$ is set by the SAFETY_ERR_PWM_LMAX register and SAFETY_ERR_PWM_HMAX register setting (t_{PWM LOWMAX} + t_{PWM} HIGHMAX).

In PWM mode, the SAFETY_ERR_PWM_LMIN and SAFETY_ERR_PWM_LMAX registers set the thresholds for the minimum and maximum low-pulse durations. The SAFETY_ERR_PWM_HMIN and SAFETY_ERR_PWM_HMAX registers set the thresholds for the minimum and maximum high-pulse durations.

When the PWM mode is enabled, monitoring starts after the rising or falling edge of the signal. If no edge is detected within the time-out window (t_{PWM} LOWMAX + t_{PWM} , then an error is detected and the ESM failure counter (MCU_ESM_FC[3:0]) increments. If the monitored signal duration is shorter than the $t_{\text{PWM-HGHMIN}}$ or t_{PWM LOWMIN} time or if the monitored signal duration is longer than the t_{PWM HIGHMAX} or $t_{\text{PWM LOWMAX}}$ time, the following occurs:

- An error is detected.
- The MCU_ESM_FC[3:0] failure counter increments.
- A new monitoring cycle starts.

Correct signaling is detected for the low signal when the low-signal duration is from the t_{PWM LOWMIN} time interval to the t_{PWM LOWMAX} time interval and is followed by a high-signal width duration from the $t_{\text{PWM-HIGHMIN}}$ time interval to the $t_{\text{PWM-HIGHMAX}}$ time interval. Correct signaling is detected for the high signal when the high-signal duration is from the t_{PWM HIGHMIN} time interval to the t_{PWM HIGHMAX} time interval and is followed by a low signal with a duration from the SAFETY_ERR_PWM_LMIN interval to the SAFETY_ERR_PWM_LMAX interval.

The MCU_ESM_FC[3:0] counter decrements when a correct signal is detected. When monitoring starts, a new monitoring event starts any time after an error is detected or when correct signaling is detected.

The MCU_ESM_FC[3:0] counter increments after an MCU signaling error is detected. If the device is in the ACTIVE state, the MCU_ESM_FC[3:0] counter is greater than the programmed threshold (MCU_ESM_FC_ENDRV_TH) and MCU_ESM_RST_EN configuration bit is set to 0b, the following occurs:

- The device goes into the SAFE state.
- The ENDRV/nIRQ pin is disabled (driven low).
- The MCU_ESM_FAIL and MCU_ESM_RST_FAIL status bits are set in the SAFETY_ERR_STAT3 register.

If the device is in the DIAGNOSTIC or ACTIVE state, the MCU_ESM_FC[3:0] counter is greater than the MCU_ESM_FC_RST_TH[3:0] threshold, and the MCU_ESM_RST_EN configuration bit is set to 1b, the device goes into the RESET state. The MCU_ESM_FAIL and MCU_ESM_RST_FAIL status bits are also set in the SAFETY_ERR_STAT3 register.

If the device is in the DIAGNOSTIC or ACTIVE state, the MCU_ESM_FC[3:0] counter is greater than the MCU_ESM_FC_RST_TH[3:0] threshold, and the MCU_ESM_RST_EN configuration bit is set to 0b, the device goes into the SAFE state. The MCU_ESM_FAIL and MCU_ESM_RST_FAIL status bits are also set in the SAFETY ERR STAT3 register. If the device is already in the SAFE state and if the MCU_ESM_FC_RST_TH[3:0] threshold is equal to or less than the MCU_ESM_FC_ENDRV_TH[3:0] threshold, no action occurs.

Regardless of the configuration mode of the MCU ESM, a new MCU ESM cycle starts and the MCU_ESM_FC[3:0] and MCU_ESM_FAIL status bits are initialized each time one of the following occurs:

- When a NPOR event occurs.
- When the device goes to the RESET state.
- After the LBIST run is complete.
- After the MCU_ESM_CFG bit toggles when changing the ESM configuration mode.
- After the MCU_ESM_EN bit is set to 0b.

Regardless of the configuration mode of the MCU ESM, the MCU_ESM_FC[3:0] bit is initialized to its default value each time one of the following occurs:

• When the device goes into the DIAGNOSTIC state from the SAFE state.

- When the device goes into the RESET state.
- After the LBIST run is complete.
- After the MCU_ESM_EN bit toggles from 0b to 1b.
- After the MCU_ESM_CFG bit toggles from 0b to 1b or from 1b to 0b.

Figure 8-20. MCU Error Signaling Monitor (ESM) With MCU ESM Failure Counter and WD Failure Counter

Case Number 2

An error event occurred, but the MCU did not recover, was unable to correct the error in the allowed time interval, or both.

Figure 8-21. MCU ESM TMS570 Mode

Figure 8-22. MCU ESM TMS570 Mode (Time-Out)

The MCU PWM Error Signal Low-Pulse Remains Low for Multiple SAFETY_ERR_PWM_LMAX Intervals

Figure 8-24. MCU ESM PWM Mode (Case Scenarios 1, 4, and 5)

Figure 8-25. MCU ESM PWM Mode (Case Scenarios 1, 6, and 7)

Figure 8-26. MCU ESM PWM Mode (Case Scenarios 1, 8, and 9)

Figure 8-27. MCU ESM PWM Mode (Case Scenarios 1, 10, and 11)

8.9.12 NRES Driver

The NRES pin drives the reset of the primary system MCU or DSP. This pin must keep the primary MCU or DSP and peripheral devices in a defined state during power up and power down when the supply voltages are out of range or a critical failure is detected. Therefore, the NRES pin is always held at a low level when the NRES pin is asserted even if the VIN supply decreases to less than the NPOR voltage threshold (V_{IN PORF}) or if the device is in the OFF state. The NRES pin is an open-drain output with an internal pullup resistor. The NRES pin is driven low when any of the NRES conditions are met. These conditions are defined as follows:

- **NPOR event** The device power-on reset occurs with each device power-up from the OFF state. It is the master reset source that initializes the complete device.
- **Device is in OFF state** Any time the device enters the OFF state.

Device is in RESET state Any time the device enters the RESET state.

- **BUCK1 undervoltage event** This event occurs when the BUCK1 output voltage is less than its UVthreshold level.
- **BUCK2 undervoltage event** This event occurs when the BUCK2 output voltage is less than its UVthreshold level. The BUCK2 UV event must be enabled as a global RESET state event.
- **BOOST undervoltage event** This event occurs when the BOOST output voltage is less than its UVthreshold level. The BOOST UV event must be enabled as a global RESET state event.
- **External VMON1 and VMON2 undervoltage event** This event occurs when the monitored voltage of the external VMON1 or VMON2 is less than its UV-threshold level. The external VMON1 UV event and the external VMON2 UV event must be enabled as a global RESET state event.
- **BUCK1 overvoltage event** This event occurs when the BUCK1 output voltage is greater than its OVthreshold level. The BUCK1 OV event must be enabled as a global RESET state event.
- **BUCK2 overvoltage event** This event occurs when the BUCK2 output voltage is greater than its OVthreshold level. The BUCK2 OV event must be enabled as a global RESET state event.
- **BOOST overvoltage event** This event occurs when the BOOST output voltage is greater than its OVthreshold level. The BOOST OV event must be enabled as a global RESET state event.
- **External VMON1 and VMON2 overvoltage event** This event occurs when the monitored voltage of the external VMON1 or VMON2 is greater than its OV-threshold level. The external VMON1 OV event and the external VMON2 OV event must be enabled as a global RESET state event.
- **MCU watchdog reset** This event occurs when the WD failure counter is greater than the RESET state threshold value of the programmed WD-failure counter while WD reset is enabled.
- **MCU ESM error reset** This event occurs when the MCU ESM failure counter is greater than the RESET state threshold value of the programmed MCU ESM failure counter while MCU ESM reset is enabled.
- **MCU SW reset request** This event occurs when the MCU sends a SPI SW reset command.
- **MCU warm reset** This event occurs when the NRES pin driven low by the external MCU (the nRES_IN bit is set to 0b, the nRES_OUT bit is set to 1b, and the NRES_ERR_RST_EN bit is set to 1b).

The TPS65313-Q1 device keeps the NRES pin low for the programmed delay time (the RESET extension time) after all reset conditions are removed. The NRES_EXT[1:0] bits in DEV_CFG4 configuration register set the programmable reset-extension time.

Figure 8-29. The NRES Driver and Logic

The error detection circuit for NRES driver compares the external logic level on the output of NRES pin input buffer (nRES_IN) against the logic level on the input of the NRES pin output buffer (nRES_OUT). If a mismatch between the output of the NRES pin input buffer (nRES_IN) and the input of the NRES pin output buffer (nRES_OUT) logic levels is detected, the NRES_ERR status bit in the SAFETY_ERR_STAT1 register is set. The result of a detected mismatch is configured by the NRES_ERR_RST_EN bit and NRES_ERR_SAFE_EN bit in the SAFETY_CFG2 register.

In the DIAGNOSTIC state, the system MCU can run the diagnostics on the error detection circuit for the NRES driver if the system MCU can externally control the NRES pin interconnect.

NOTE

The system MCU can only externally control the NRES pin interconnect if the system MCU has a single bi-direction pin used as power-on reset input and warm reset output.

The sequence to perform diagnostics on the error detection circuit for the NRES driver is as follows:

- Force the NRES pin low externally and confirm that the NRES ERR status bit is set while the device stays in the DIAGNOSTIC state, and when both the NRES_ERR_RST_EN and NRES_ERR_SAFE_EN bits are cleared.
- Force the NRES pin low externally and confirm that the NRES ERR status bit is set while the device goes into the SAFE state, when the NRES_ERR_RST_EN is cleared, and while the NRES_ERR_SAFE_EN bit is set.

8.9.13 ENDRV/nIRQ Driver

The ENDRV/nIRQ pin can be used in the system as an enable driver (ENDRV), independent safing enable or safety power-stage enable control signal, an external error interrupt (nIRQ) to the system MCU, or both. The device has no dedicated configuration bit to configure the mode (ENDRV mode or nIRQ mode) of the ENDRV/nIRQ pin. System-level requirements select how the ENDRV/nIRQ pin is used.

The default state of the ENDRV/nIRQ output driver is LOW. The state of the ENDRV/nIRQ pin can be activated in the DIAGNOSTIC and ACTIVE states. System-level diagnostics by the system MCU occur in the DIAGNOSTIC state, to confirm that the ENDRV/nIRQ ouput driver is controllable (as a system-level safety diagnostics requirement). In the ACTIVE state, the system MCU can use ENDRV to control (either activate or deactivate, or enable or disable) system-level peripherals or an nIRQ external interrupt to the system MCU. Activating the ENDRV/nIRQ driver (driving it high) requires system MCU activation (or MCU enable) by a SPI command, after the system's MCU services watchdog function to decrement watchdog failure counter to less than a programmed threshold value for ENDRV activation as defined by the WD_FC_ENDRV_TH[3:0] bits.

The ENDRV/nIRQ driver has a driver-error monitoring function that is enabled after the driver is activated (driven high). An error is detected each time the ENDRV/nIRQ pin is pulled low externally while the ENDRV/nIRQ pin output buffer is trying to drive it high.

During an active ABIST run when the device is in the DIAGNOSTIC or ACTIVE state, and if the ENDRV/nIRQ output driver is activated (driven high), the active ABIST comparator test toggles the activated ENDRV/nIRQ driver low for the duration of the ABIST run pulse test if any of the BUCKx/BOOST_OT_WARN_IRQ_EN bits are set. Driving the ENDRV/nIRQ driver low during the active ABIST test when the device is in the DIAGNOSTIC or ACTIVE state does not clear the ENDRV_EN control bit and the device does not change states.

When the activated ENDRV/nIRQ driver toggles from HIGH to LOW, the potential impact to the system could be one or a combination of the following:

- Disabled power stages
- Disabled safing switch (this switch is a redundant high-side switch for connecting the VBAT supply to the system-power stages.)
- Generated interrupt to the system MCU (when connected to the system MCU, the GPIO pin that is configured as an external interrupt source, edge, or level triggered.)

[Figure](#page-96-0) 8-30 shows the driver and enable logic of the ENDRV/nIRQ pin.

- (1) When the condition is met, the device goes from the ACTIVE state to the SAFE state. No action occurs if the device is in the DIAGNOSTIC or SAFE state.
- (2) When the condition is met, the device stays in the ACTIVE state, if the MCU_ESM_RST_EN bit is set to 0b. When the condition is met, the device goes from the ACTIVE state to the RESET state, if the MCU_ESM_RST_EN bit is set to 1b. This transition occurs only if the MCU_ESM_FC_RST_TH[3:0] bit value is equal to or less than the MCU_ESM_FC_ENDRV_TH[3:0] bit value.
- (3) When the condition is met, the device does not go from the ACTIVE state to the SAFE state. No action occurs if the device is in the DIAGNOSTIC or SAFE state.
- (4) When the condition is met, the device goes from the ACTIVE state to the SAFE state.

Figure 8-30. ENDRV/nIRQ Driver and Logic

8.9.14 CRC Protection for the Device Configuration Registers

The CRC-8 engine continuously checks the device configuration registers when the DEV_CFG_CRC_EN bit is set. The expected CRC-8 value is stored in the SAFETY_DEV_CFG_CRC register. Anytime a mismatch between the calculated and expected CRC-8 value is detected, the DEV_CFG_CRC_ERR bit in the SAFETY_ERR_STAT1 register is set and the device goes from the operating state (RESET, DIAGNOSTIC, or ACTIVE) to the SAFE state.

The CRC-8 protection of the device configuration registers is configured and enabled only when the device is in the DIAGNOSTIC state. The device configuration change is not allowed when the device is in the ACTIVE state.

The CRC-8 engine is based on polynomial: $X^8 + X^2 + X + 1$

- Initial value for remainder is all 1 s.
- Big-endian bit stream order.
- Inversion of calculated result is enabled.

The protected registers are as follows:

- DEV_CFG1 register
- DEV CFG2 register
- DEV_CFG3 register
- DEV CFG4 register
- SAFETY CFG1 register
- SAFETY_CFG2 register
- SAFETY_CFG3 register

- SAFETY CFG4 register
- SAFETY CFG5 register
- SAFETY_CFG6 register
- SAFETY_CFG8 register
- EXT_VMON1_CFG register
- EXT_VMON2_CFG register
- WDT_WIN1_CFG register
- WDT_WIN2_CFG register
- WDT_Q&A_CFG register

8.9.15 CRC Protection for the Device EEPROM Registers

The CRC-8 engine continuously checks the device EEPROM registers. The expected CRC-8 value is stored in the EEPROM. Anytime a mismatch between the calculated and expected CRC-8 values are detected, the EE_CRC_ERR status bit in the SAFETY_ERR_STAT1 register is set and the device goes from the operating state (RESET, DIAGNOSTIC, ACTIVE, or SAFE) to the OFF state. The EE_CRC_ERR status flag is latched in the Analog Latch and is loaded to the SAFETY ERR STAT1 register during the next device power-up event.

The CRC-8 engine uses a standard CRC-8 polynomial to calculate the internal known-good checksumvalue which is $X^8 + X^2 + X + 1$.

The initial value for the remainder of the polynomial is all 1 s and is in big-endian bit-stream order. The inversion of the calculated result is enabled.

8.10 General-Purpose External Supply Voltage Monitors

The device has two general-purpose supply voltage monitors at the EXT_VSENSE1 and EXT_VSENSE2 pins. The nominal voltage level at the pins must be set to 0.8 V by the external resistor divider as shown in [Figure](#page-98-0) 8-31. Each monitor detects undervoltage and overvoltage events. These events set the corresponding status bit in the EXT_VMON_STAT register. The TPS65313-Q1 device can be factoryprogrammed such that each monitor is either enabled or disabled during a device start up (NPOR) event. If either of the voltage monitors is programmed to be enabled during an NPOR event, the voltage monitor does not detect an undervoltage event before the RESET extension starts. After the device goes to the DIAGNOSTIC state, the system MCU can set the EXT_VMONx_EN control bits in the PWR_CTRL register to either enable or disable the voltage monitors. When these bits are set by the MCU, the bits stay unchanged when the device goes into the RESET state for any reason.

A corresponding UV flag in the EXT_VMON_STAT register is set after a power-up (NPOR) event, if the external supply voltage at the EXT_VSENSEx pin was below its undervoltage threshold, and when the voltage monitor was enabled. The device goes into the OFF state, if the external supply does not reach the target regulation voltage within the $t_{RESET_STATE_TO}$ time, and after the voltage monitor was enabled.

The device response to fault detection from the monitors is configured by writing the desired data to the EXT_VMON1_CFG and EXT_VMON2_CFG registers.

Figure 8-31. External VSENSEx

8.11 Analog Wake-up and Failure Latch

The analog wake-up detection circuit monitors the WAKE pin when the device is in the OFF state. With a valid power supply at the supply input pins (VIN, AVIN, and VIN_SAFE), this circuit is the only active circuit in the device when the device is in the OFF state, reducing device power consumption.

When the WAKE pin is driven high, the device deglitches the input wake-up signal using a low-power oscillator clock for approximately 130 µs and latches the signal in the analog wake-up latch (indicated as a WAKE_L bit). When the WAKE_L bit is set, the wake-up latch is cleared only by the device NPOR event, a SPI command (CLR_WAKE_LATCH), or failure conditions that force the device to go to the OFF state (fault events [2](#page-98-1) through [17\)](#page-99-0). The wake-up latch is also cleared anytime when the device goes into the OFF state.

The wake-up latch is cleared as the device starts to go to the OFF state. The internal signal that clears the wake-up latch remains active (keep clearing the power wake-up latch) until the device goes to the OFF state. This prevents the wake-up latch from getting set again and triggers a new power-up before the device goes into the OFF state.

In addition to the power wake-up latch, the analog wake-up latch includes additional analog latches (Analog_Latch) to retain failure conditions that force the device to go to the OFF state. The list of latches includes the following:

- 1. NPOR latch
- 2. Analog or digital system-clock-monitor failure latch
- 3. RESET state time-out latch
- 4. EEPROM CRC failure latch
- 5. BUCK1 overtemperature latch
- 6. BUCK1 short-circuit-to-ground latch
- 7. BUCK1 overvoltage protection latch
- 8. BUCK1 low-side sink overcurrent latch
- 9. BUCK1 extreme overvoltage protection latch
- 10. BUCK1 power ground loss latch
- 11. BUCK2 overvoltage protection latch

NOTE

In case the BUCK2 overvoltage condition is still detected 28 µs to 30 µs after the BUCK2 regulator is disabled, the device goes to the OFF state and the BUCK2_OVP status bit is latched in the Analog_Latch.

12. BOOST overvoltage protection latch

NOTE

In case the BOOST overvoltage condition is still detected 72 µs to 80 µs after the BOOST converter is disabled, the device goes to the OFF state and the BOOST OVP status bit is latched in the Analog_Latch.

- 13. VREG undervoltage latch
- 14. VREG overvoltage latch
- 15. VIN overvoltage latch
- 16. Device error-counter power-down latch
- 17. Start-up time-out latch

These status latches are set in the analog power domain of the TPS65313-Q1 device as the device goes into the OFF state. These latches are cleared only if the device loses battery supply at the AVIN pin or when the device wakes up and exits the OFF state after a valid WAKE input event. As the device starts up after a valid WAKE input event, the content of the analog status latches are copied to the OFF_STATE_L_STAT and the corresponding BUCK1, VMON, and SAFETY status registers after an internal NPOR is asserted high and the EEPROM has been downloaded. Then the analog status latches are cleared.

Table 8-14. OFF-State Conditions and Corresponding Status Bits

If a power-up time-out failure that puts the device in the OFF state is followed by a new power-up event (because the WAKE pin is driven above its $V_{WAKE-ON}$ threshold level), the number of analog-latched bits could be more than the START_UP_TO bit. The reason for this increased number of latched bits is because the previous OFF state transition condition could be caused by any of the previously listed OFFstate failure conditions.

The AUTO_START_DIS configuration bit is latched in the analog wake-up latch as well as in the DEV_STAT1 register (see Section [8.16.1.1.1.3](#page-120-0)). This bit is initialized to 0b at a NPOR event, only when an NPOR event is preceded by loss of battery supply at the VIN, VINA, and VIN_SAFE pins. The AUTO_START_DIS bit can be set to 1b by the SET_AUTO_START_DIS command with data 0xAA, or when a valid VREG OV event is detected. This bit can be cleared by the CLR AUTO START DIS command with data 0x55. This bit controls whether the device's auto-restart is allowed, when the device goes to the OFF state, and while the WAKE input pin is still driven above its $V_{\text{WAKE-ON}}$ threshold level.

When the device is in the INIT state during power-up, the device NPOR stays asserted if the system-clock error, VIN overvoltage, or both are detected. The NPOR is asserted until the INIT state time-out event puts the device to the OFF state, and the START UP TO bit is latched in the Analog Latch (the SYSCLK_ERR and VIN_OV bits are not latched in the Analog_Latch).

When the device starts and the NPOR for the digital core is released, the device goes into the OFF state with respective status bits latched in the Analog_Latch, if the SYSCLK failure, VIN supply overvoltage, or both are detected.

8.12 Power-Up and Power-Down Sequences

[Figure](#page-101-0) 8-32 shows a power-up sequence and [Figure](#page-102-0) 8-33 shows a power-down sequence.

Figure 8-33. An Example of Power-Down Sequence Initiated by SPI CLR_POWER_LATCH Command

8.13 Device Fail-Safe State Controller (Monitoring and Protection)

[Figure](#page-103-0) 8-34 shows the device state diagram of TPS65313-Q1 device. The state diagram contains four operating states (RESET, DIAGNOSTIC, ACTIVE, and SAFE) and two nonoperating states (OFF and INIT).

- (1) All RESET state conditions are removed and the reset extension is completed while monitoring the NRES input stage.
- (2) The DIAG_EXIT bit is bit 0 in the SAFETY_CHECK_CTRL register.
- (3) The PWD_TH is set by the SAFETY_PWD_TH_CFG register.
- (4) The DIAG_EXIT_MASK bit is bit 1 in the SAFETY_CHECK_CTRL register.
- (5) For transition from the RESET to SAFE state, the DEV_ERR_CNT counter is not incremented.
- (6) Some differences between general RESET state conditions and global SAFE state conditions are as follows:
	- The general RESET state conditions have higher priority compared to global SAFE state conditions.
	- If any global SAFE state condition occurs while the device is in the RESET state, then the device stays in the RESET state until no active RESET state condition exists, and then the device goes into the SAFE state.

Figure 8-34. Device Fail-Safe Controller State Diagram

8.13.1 OFF State

The device is powered-down in the OFF state, and a battery power supply may or may not be available for the device. If a valid power source is available, and if the WAKE pin is driven low, the only active circuit in the device is the WAKE input detection circuit to reduce device power consumption.

The device goes into the OFF state because of either a CLR_WAKE_LATCH command from the MCU or any global OFF-state condition as listed in [Figure](#page-103-0) 8-34. All global OFF state conditions are latched in the analog wake-up detection circuit and serves two purposes. The first purpose is to preserve the root-cause information for an OFF state shutdown (or system shutdown). The information is latched in the Analog_Latch, and is passed on to the digital core during the next device power-up event. The system MCU can verify the information by reading bits in the OFF_STATE_L register and the corresponding status bits defined in [Table](#page-99-1) 8-14. The second purpose is to prevent auto-restart when the device auto-start is disabled and the device enters the OFF state while the WAKE pin is still driven above its $V_{WAKF-ON}$ threshold level. If the device was powered down because of a failure either in the device or in the system and the device auto-start is disabled, then the device can be enabled, only when a new rising edge is detected at the WAKE pin which is an indication of the user trying to restart the system. After each new power-up event, information in the Analog_Latch is copied to the respective SPI-mapped status registers in the digital core.

The device auto-start behavior can be configured through the AUTO_START_DIS latch. This latch is physically located in the analog wake-up detection circuit. The AUTO_START_DIS latch is cleared to 0b during the device NPOR event only if a NPOR event was preceded by loss of battery supply at the VIN, VINA, and VIN_SAFE pins. This bit is set to 1b by the system MCU through the SET_AUTO_START_DIS SPI command or when a valid VREG OV event is detected. If the AUTO_START_DIS latch is set to 1b and if the device goes into the OFF state because of one of the global OFF state conditions is detected and while the WAKE pin is still driven above its $V_{WAKE-ON}$ threshold level, then the device does not restart until the WAKE pin is driven below its $V_{WAKE-ON}$ threshold level and then driven above its $V_{WAKE-ON}$ threshold level.

The analog wake-up circuit implements a filter to prevent false device power-up because of noise at the WAKE input. When a valid WAKE input is detected, the filtered signal is latched in the analog power latch (AN_WAKEUP_L) followed by a check of the supply voltage at the VIN pin while the device overtemperature check is performed after EEPROM download in the RESET state. The device can continue with the power-up sequence and goes into the INIT state only if the supply voltage is greater than the minimum required voltage level for the power-up and when there is no junction overtemperature condition (junction temperature is less than the warning threshold level). Otherwise, the device goes back to the OFF state and clears the AN_WAKEUP_L latch and latch failure conditions (VIN UV, overtemperature, or both) in the Analog_Latch.

When the device is in the OFF state, the NRES and ENDRV/nIRQ outputs are driven low even if the supply at the supply pins are less than the minimum required level for the device power-up.

8.13.2 INIT State

The internal regulators are enabled in the INIT state to provide the power supply for important blocks, such as the digital core and SYSCLK clock, that are required to enable the switching voltage regulators.

The device NPOR event is preceded by several internal events. The INIT state start-up time-out timer ($t_{STARTUP}$ T_O) is implemented as a safety mechanism against power-up lock-up failures from which the device cannot recover even if the power supply voltage increases to greater than the minium required level for the power-up voltage. Under such conditions, without the INIT time-out timer, the device cannot exit the OFF state until the power cycling is performed, which for some systems, may require disconnecting and then reconnecting the device supply. The minimum required value for the INIT state time-out is t_{START} UP_{TO} to allow the supply voltage to recover during the power-up supply voltage transient (like the automotive cold-crank battery supply transient) above the minimum device power-up voltage level.

If a SYSCLK error, VIN overvoltage condition, or both are detected, the device NPOR stays asserted low until the INIT state time-out event puts the device in the OFF state and the START_UP_TO bit is latched in the Analog_Latch (the SYSCLK_ERR or VIN_OV bits are not latched in the Analog_Latch). Otherwise, the device goes into the RESET state when a NPOR is deasserted.

8.13.3 RESET State (ON Transition From the INIT State)

The device starts with downloading the EEPROM trim and configuration content to the EEPROM-mapped registers. The EEPROM mapped register content is protected by a CRC. The CRC is a safety mechanism to protect the device from failure during an EEPROM content download, corruption of EEPROM-mapped register content, or both. If an EEPROM register-content CRC error is detected, the device goes into the OFF state and latches the EE_CRC error in the Analog Latch.

After the trim settings are downloaded from the EEPROM without error, the device checks for any overtemperature conditions by confirming that the die junction temperature is less than its warning threshold level (T_{WARN_TH} – $T_{WARN_TH_HYS}$). If the die junction temperature is greater than this level, the device stays in the RESET state. If the die junction temperature does not drop below its warning threshold level, before the timer for the RESET state time-out expires, then the device goes back to the OFF state and flag for the RESET state time-out is latched in the Analog_Latch.

The device also starts the power-up ABIST to check the monitoring and protection mechanisms for the VREG regulator and current-limit comparators of the switched-mode regulators. The ABIST diagnostic test runs before enabling switched-mode regulators to make sure system reset is not released before the regulated supplies exceed their UV-threshold levels. This is because a failure of the voltage monitoring circuit or the protection circuit cannot protect the regulators in case of device power-up with an external short present or internal regulator failure. If the ABIST diagnostic test passes, the switching voltage regulators can be enabled.

When all regulators exceed their undervoltage threshold levels, an NRES system extension starts. The NRES extension time is configurable through the NRES EXT[1:0] bits in the DEV CFG4 configuration register. The extension time is configurable from 2 ms to 32 ms with a 10-ms increment.

During an NRES extension time, the device runs the ABIST and then runs the logic BIST (LBIST). The ABIST in the RESET state is performed on all voltage, temperature, and clock monitors except the on the monitoring and protection circuits that are checked by the power-up ABIST. The power-up ABIST is performed when the device goes from the INIT state to the RESET state before the switched-mode regulators are enabled. Therefore, the minimum NRES extension time is longer than the total run time of both the ABIST and LBIST, which is less than 2 ms. If any BIST fails, the device goes into the SAFE state after the NRES extension time elapses. The system MCU selects how to continue in the SAFE state.

All monitoring and protection functions stay enabled in the RESET state except the watchdog function.

8.13.4 RESET State (ON Transition From DIAGNOSTIC, ACTIVE, and SAFE State)

While the device is in any of the powered states (DIAGNOSTICS, ACTIVE, or SAFE), and if any global RESET state condition occurs, then the device goes into the RESET state. The NRES and ENDRV/nIRQ outputs are then driven low while all switched-mode regulators stay enabled. When the RESET state condition no longer exists, the device starts the NRES extension.

During an NRES extension, the device runs the ABIST and then the LBIST, unless the AUTO BIST DIS bit in the DEV STAT1 configuration register is set. If any BIST fails, the device goes into the SAFE state after the NRES extension time elapses. The system MCU selects how to continue in the SAFE state.

The over temperature monitoring stays enabled even after the respective regulator is turned off and it is only disabled when the device is in the OFF state. If the BUCK1 regulator is disabled when the device goes into the RESET state, the regulator is enabled again (while device is in the RESET state) only if the BUCK1 junction temperature drops below its warning threshold level ($T_{WARNTH}F$). If the BUCK1 junction temperature does not drop to less than its warning threshold level $(T_{WARN_TH_F})$ and the RESET state timeout occurs, the device goes into the OFF state and the RESET state time-out flag is latched in the Analog_Latch.

When the device goes into the RESET state from one of three operating states, all control registers and some of the configuration registers set by the MCU in the DIAGNOSTIC state are initialized to their default values. For more information, see Section [8.16.1.1](#page-118-0).

8.13.5 DIAGNOSTIC State

The device enters the DIAGNOSTIC state when one of two conditions occur. The first condition is from the RESET state after the NRES extension, if the device error counter (DEV_ERR_CNT) is equal to or less than the threshold value for the SAFE state lock (SAFE_LOCK_TH). The second condition is from the SAFE state after the system MCU sends the SAFE_EXIT SPI command.

All monitoring and protection functions stay enabled in the DIAGNOSTIC state. The following events occur as the device goes into the DIAGNOSTIC state:

- The NRES output is driven high when the device goes from the RESET state.
- The NRES pin stays high when the device goes from the SAFE state.
- The watchdog function is initialized when the device goes from the RESET state (all status and configuration bits are initialized).
- The watchdog function is not fully initialized when the device goes from the SAFE state.
- The MCU ESM function is initialized when the device goes from the RESET state (function is disabled and all status and configuration bits are initialized).
- The MCU ESM function is not fully initialized when the device goes from the SAFE state.
- The ENDRV/nIRQ driver function is disabled when the device goes from the RESET state.
	- The ENDRV/nIRQ driver function is not fully initialized when the device goes from the SAFE state.
		- The ENDRV_EN control bit does not change the setting (if enabled, the ENDRV error monitoring is uninterrupted).
		- The ENDRV/nIRQ error monitor status bits are initialized.
- The NRES driver-error monitoring function is initialized when the device goes from the RESET state.
- The NRES driver-error monitoring function is not fully initialized when the device goes from the SAFE state.
	- The NRES_ERR_RST_EN and NRES_ERR_SAFE_EN bits do not change the setting.
	- The NRES error monitor status bits are initialized.

The primary purpose of the DIAGNOSTIC state is for the system MCU to perform the device and systemlevel diagnostics prior to enabling or configuring the primary system protection functions listed in [Section](#page-45-0) 8.9. If any diagnostic test fails, the system MCU can command the device to go to the OFF state by clearing the wake-up latch (by sending the CLR_WAKE_LATCH SPI command).

The system MCU changes the device configuration registers only when the device is in the DIAGNOSTIC state and when the write-lock protection is removed by executing the CLR_CFG_LOCK command. The device configuration registers are also protected by CRC. When the desired configuration is set, the system MCU must write the expected configuration CRC value (DEV CFG CRC in SAFETY_DEV_CFG_CRC register) and enable the configuration CRC.

If the device stays in the DIAGNOSTIC state for the time-out interval and the DIAGNOSTIC state (t_{DIAG STATE TO}), the device goes into the SAFE state and the DIAG_STATE_TO status bit is set. Therefore, all device and system-level diagnostics must be completed within the $t_{DIAGSTATE}$ time. To support software development, however, the TPS65313-Q1 device allows the user to mask the DIAGNOSTIC state time-out event and to keep the device in the DIAGNOSTIC state. This ability is achieved through the DIAG EXIT MASK SPI bit which can be set by the MASK DIAG EXIT command.When DIAG_EXIT_MASK bit is set to 1b device transitions to RESET state if WD_RTS_EN bit is set to 1b and accumulated watchdog failure counter (WD_FC) reached watchdog reset threshold value WD_FC_RST_TH.

While the device is in DIAGNOSTIC state the WD TIME OUT event can be used by the MCU application software (SW) to establish synchronization between the device and MCU SW and HW processes. Each WD TIME OUT event is followed by the start of a new WD Q&A sequence run. Another way to synchronize the MCU and the device WD function is updating the device WD configuration or WD window duration. Each watchdog configuration update increments the WD_FAIL_CNT[3:0] counter by 1, followed by the start of a new WD Q&A sequence run. All events that trigger new WD cycle start are covered in WD Function Initialization [Table](#page-82-0) 8-13. Default setting for WD_RST_EN bit is 1b.

8.13.6 ACTIVE State

The device can enter the ACTIVE state only from the DIAGNOSTIC state, when the MCU sets the DIAG_EXIT control bit and the WD_FAIL, and when the MCU_ESM_FAIL status bits have been cleared. As the device goes into the ACTIVE state, the watchdog failure counter (WD_FC) and failure counter for the MCU error-pin (MCU_ESM_FC) are initialized to their default values.

While the device is in the ACTIVE state, the system MCU cannot change any device configuration register bit but can read them out through the SPI. All monitoring and protection functions stay enabled in the ACTIVE state.

To activate the ENDRV/nIRQ output driver, the system MCU must service the watchdog function to decrement the watchdog failure counter (WD_FC) to less than the default (or programmed) WD_FC_ENDRV_TH threshold value. The ENDRV_EN control bit is then set to 1b.

While the device is in the ACTIVE state, the system MCU can enable the device ABIST scheduler to run analog diagnostic tests in synchronization with the watchdog-function scheduler. If the ENDRV/nIRQ driver is activated, and if any of the BUCK1_OT_WARN_IRQ_EN, BUCK12_OT_WARN_IRQ_EN, or BOOST_OT_WARN_IRQ_EN bits are set, then the ABIST comparator diagnostic test toggles the ENDRV/nIRQ pin for the ABIST test-pulse duration shown in [Figure](#page-50-0) 8-5. This diagnostic test does not clear the ENDRV_EN control bit and does not cause the device to go to the SAFE state.

8.13.7 SAFE State

The device goes into the SAFE state from the DIAGNOSTIC state or the ACTIVE state when one of the global SAFE state conditions is met or when the MCU_ESM_FC failure counter accumulates to the threshold levels defined in the SAFETY_CFG4 register. The device goes from the RESET state to the SAFE state if the device error counter (DEV_ERR_CNT) reaches the threshold level for the SAFE state lock defined by the SAFE_LOCK_TH[3:0] bits in the SAFETY_CFG1 register. The device goes from the SAFE sate and to the DIAGNOSTIC state when the system MCU sends the SAFE EXIT command.

When the device goes into the SAFE state, the following occurs:

- The device error counter (DEV_ERR_CNT) increments (except when the device goes from the RESET state).
- The WD_RST_EN bit is masked (no watchdog RESET event is generated if the WD_RST_EN bit is set to 1b and the WD failure counter reaches the reset threshold). After SAFE_EXIT SPI command device transitions to RESET state if WD_RST_EN bit is set to 1b and the WD failure counter reached the WD reset threshold value WD_FC_RST_TH.
- The ENDRV EN control bit is cleared.
- The ENDRV/nIRQ output is driven low, which functions as an interrupt to the system MCU, as a way to disable external safing paths or peripherals, or both.
- The NRES stays driven high.

The SAFE state time-out is a protection feature against an unresponsive MCU that would keep the device locked in the SAFE state (SAFE LOCK condition). The SAFE state time-out duration is configurable through the SAFE_TO_CFG[1:0] configuration bits in the SAFETY_CFG1 register. To support customer software development, the SAFE state time-out protection feature can be disabled. Disabling this feature is done through the SAFE_TO_DIS bit in addition to the programmed SAFE state device error counter lock threshold value, SAFE_LOCK_TH. The SAFE state time-out is disabled when the SAFE_TO_DIS bit is set to 1b and the accumulated device error counter is greater than the SAFE state device error counter lock threshold value, SAFE_LOCK_TH.

During a SAFE LOCK condition, the device could go to the RESET state because of a global RESET event. When a global RESET condition is removed and the NRES extension is complete (and the NRES pin driven high), the device goes back to the SAFE state because the SAFE LOCK condition still occurs.

By default, the SAFE state time-out feature is disabled (the SAFE TO DIS bit is set to 1b) and the SAFE_LOCK_TH[3:0] bit is set to 0b. Disabling the SAFE state time-out enables easier system-software development because the system starts-up with the unprogrammed MCU. The SAFE_TO_DIS bit and the SAFE_LOCK_TH bits can only be changed when the device is in the DIAGNOSTIC state.

While the device is in the SAFE state, the system MCU can activate either a full ABIST run or an individual ABIST diagnostic test through the SPI.

While the device is in SAFE state the WD TIME OUT event can be used by the MCU application software (SW) to establish synchronization between the device and MCU SW and HW processes. Each WD TIME_OUT event is followed by the start of a new WD Q&A sequence run. Default setting for WD_RST_EN bit is 1b.

8.13.8 State Transition Priorities

The device state transitions have different priorities. The order of priorities are as follows:

- 1. All global conditions for the OFF state transition (priority I).
- 2. All global conditions for the RESET state transition (priority II).
- 3. All global conditions to stay in the SAFE state (priority III).

All other state transitions have a lower priority than the global state transitions with priority I through priority III.

8.14 Wakeup

The TPS65313-Q1 device has a single wake-up pin (WAKE) that detects wake-up requests when the voltage at the WAKE pin increases to greater than 4.6 V (typical V_{WAKE-ON} threshold level). The WAKE pin is edge sensitive and has a deglitch time of 130 µs (typical).

The wake-up signal after the deglitch time is latched in the WAKE_L status bit. and the deglitched WAKE input signal is latched in the WAKE status bit. When a valid wake-up event is detected (the WAKE_L bit is set to 1b), the device enables the internal references, regulators, and monitoring circuits. The device also runs basic diagnostics on the battery input voltage, internal references and supplies, and the SYSCLK clock before releasing the NPOR signal to the digital core. Otherwise, the device goes back to the OFF state with the failure conditions latched in the Analog Latch.

Under normal operating conditions, the TPS65313-Q1 device stays in one of the operating states (RESET, DIAGNOSTIC, ACTIVE, or SAFE) until the MCU clears the WAKE_L latch status bit by sending a CLR_WAKE_LATCH SPI command.

If the TPS65313-Q1 device enters the OFF state, it stays in the OFF state even if the WAKE pin is kept high with the AUTO_START_DIS bit in the DEV_STAT1 register set to 1b. In this case, the device only restarts in response to a low-high toggle at the WAKE pin. If the AUTO_START_DIS bit is cleared by the CLR_AUTO_START_DIS command, and if the device goes into the OFF state, then the TPS65313-Q1 device tries to power up again as long as the WAKE pin voltage stays above its $V_{\text{WAKE-ON}}$ threshold level. The SET_AUTO_START_DIS and CLR_AUTO_START_DIS commands can be executed after the device powers up and reaches one of the three operating states (DIAGNOSTIC, ACTIVE, or SAFE).

Many automotive applications that are powered from KL15 (or switched bather supply) benefit from the employment of an enable divider (R_{ENT} and R_{ENB}) as shown in [Figure](#page-109-0) 8-35. Establishing an input voltage UVLO level in a precision system for the BUCK1 regulator, if starting up the device or system at less than the minimum input voltage level is not allowed. The device has an input-voltage monitor to detect the minimum required supply level to start up the device. In the OFF state, the input-voltage monitor is disabled to reduce device-power consumption.

Figure 8-35. System UVLO by Enable Dividers

8.15 Serial Peripheral Interface (SPI)

The primary communication between the device and the system MCU is through a SPI bus. The SPI bus provides full-duplex communication in a master-slave configuration. The system MCU is always a SPI master device that sends command requests on the SDI pin and receives device responses on the SDO pin. The TPS65313-Q1 device is always a SPI slave device that receives command requests and sends responses (status and measured values) to the external MCU over the SDO line.

The features of the SPI are listed as follows:

- A four-pin interface that includes the following pins:
	- NCS, which is the SPI chip select (active low).
	- SCK, which is the SPI clock.
	- SDI, which is the SPI slave-in and master-out (SIMO) pin.
	- SDO, which is the SPI slave-out and master-in (SOMI) tri-state output.
- A frame size of 24 bits or 16 bits that includes the following:
	- 24 bits
		- 8 bits for commands
		- 8 bits for data
		- 8 bits for CRC when SPI CRC protection is enabled
	- 16 bits
		- 8 bits for commands
		- 8 bits for data
- Data rate of up to 8 Mbps
- The commands and data shift with the most significant bit (MSB) first and the least significant bit (LSB) last.

- On the falling edge of the SCK pin, the SPI samples the SDI line.
- On the rising edge of the SCK pin, the SPI shifts out the data on the SDO pin.

The SPI communication starts with the falling edge of the NCS pin, and ends with the rising edge of the NCS pin. A logic-high level on the NCS pin of the device keeps the SPI of the device in the RESET state and the SDO pin in the high-impedance state (tri-state). The SPI is disabled when the device is in the OFF, INIT, or RESET state (the device returns all 0 s to any SPI command request).

When the TPS65313-Q1 device releases the NRES pin output buffer driver in the DIAGNOSTIC, ACTIVE, or SAFE state, the SPI is accessible regardless of the state of the NRES pin. The NRES_ERR status bit in the SAFETY_ERR_STAT register is set to 1b in case a mismatch between the input of NRES output buffer driver and the output of the NRES input buffer driver is detected.

The size configuration of the SPI frame occurs only in the DIAGNOSTIC state. The default SPI frame is 16-bits (without the CRC-protection field). The SPI frame-size configuration bit is protected by the deviceconfiguration CRC (DEV_CFG_CRC) protection mechanism.

The SPI does not support back-to-back (burst) SPI-frame operation. Instead, after each SPI command (either a SPI read or SPI write access), the NCS pin must change from low to high before the next SPI transfer can start. The minimum time, $t_{h|(cs)}$, between two SPI commands during which the NCS pin must stay high is 788 ns.

8.15.1 SPI Command Transfer Phase

[Table](#page-111-0) 8-15 shows the transfer frame format of SPI data during a command or read access.

Table 8-15. Transfer Frame Format of SPI Data—Command or Read Access

CMD[7:0] Register WR or RD Command

8.15.2 SPI Data Transfer Phase

[Table](#page-111-1) 8-16 shows the transfer frame format of SPI data during a write access.

Table 8-16. Transfer Frame Format of SPI Data—Write Access

DATA[7:0] Data value for write access (8 bits)

8.15.3 Device SPI Status Flag Response Byte

[Table](#page-111-2) 8-17 shows the response frame format of the SPI data status during a command or a read or write access.

Table 8-17. Response Frame Format of the Device SPI Data—Command or Read or Write Access

STAT[1] This status bit indicates that the ESM has detected an incorrect event (indicated by MCU_ESM_FAIL status bit which increments the MCU_ESM_FC[3:0] counter). The SPI sets this bit only in the fist SPI frame after the ESM detects the incorrect event. In the next SPI frame after that, the SPI clears this bit.

The SPI clears this bit when the device goes into the RESET state.

- **STAT[0]** This status bit indicates that the previous SPI frame was invalid. This bit clears when the next SPI frame transmission is valid or when the device goes to the RESET state. This bit is set only when one of events latched in the SPI_TRANSFER_STAT register are detected during the previous SPI frame. The STAT[0] status bit indicates different invalid SPI transfer events that are latched in the SPI_INV_TRAN_STAT register. The events are as follows:
- 1. A SPI SDO error (mismatch between the SPI driver output and SDO pin feedback input).
- 2. A SPI frame shorter than 24 or 16 SPI-clock cycles (or prematurely terminated SPI frame).
- - 3. A SPI frame longer than 24 or 16 SPI-clock cycles.
	- 4. An invalid SPI command (essentially a command reserved for production test).
	- 5. An undefined SPI command (essentially an unassigned command).
	- 6. Master CRC error on the received SPI frame.
	- 7. A logic-high level on the SCK pin at the moment the logic level on the NCS pin changes from high to low.
	- 8. A logic-high level on the SCK pin at the moment the logic level on the NCS pin changes from low to high.
	- 9. A SPI transfer terminated by a RESET event.

The SPI frame, or command, is ignored each time when one of the error conditions, [condition](#page-111-3) 2 through [condition](#page-112-0) 7, is detected. A SPI SDO error does not cause the device to ignore a valid SPI command received from the MCU SPI master device.

8.15.4 Device SPI Data Response

[Table](#page-112-1) 8-18 shows the response frame format of the SPI device data during a read access.

Table 8-18. Response Frame Format of the Device SPI Data—Read Access

R[7:0] Internal registers value. All unused bits are set to zero.

8.15.5 Device SPI Master CRC (MCRC) Input

[Table](#page-112-2) 8-19 shows the input frame format of the MCRC-checksum value (received by the device on the SDI pin).

Table 8-19. Input Frame Format of the MCRC Checksum Value

MCRC[7:0] An 8-bit checksum value from the SPI master device. The device calculates the MCRC[7:0] checksum based on the CMD[7:0] command bits and DATA[7:0] bits which the device receives on the SDI pin.

A master CRC8 check is performed in SPI receive engine of the device. The check starts when the SPI NCS pin is driven low and the status is reported after the SPI NCS pin is driven high. If the master CRC8 error is detected, the following occurs:

- A SPI command or request from the MCU SPI master device is ignored.
- The SPI_MASTER_CRC_ERR status bit is set in the SPI_TRANSFER_STAT register.
- After the SPI frame, the device returns the SPI status word with the STAT[0] bit set.

8.15.6 Device SPI Slave CRC (SCRC) Output

[Table](#page-112-3) 8-20 shows the output frame format of the SCRC-checksum value (transmitted by the device on the SDO pin).

Table 8-20. Output Frame Format of the SCRC Checksum Value

SCRC[7:0] An 8-bit checksum value from the SPI slave device (TPS65313-Q1). The device calculates the SCRC[7:0] checksum based on the STAT[7:0] status Bits and the data which the device transfers on the SDO pin.

A slave CRC8 check is performed by the MCU SPI master device. The check starts when the SPI NCS pin is driven low and the status is reported after the SPI NCS pin is driven high.

Both the master and slave devices use a standard CRC-8 polynomial to calculate the checksum value: X^8 $+ X² + X + 1$. The CRC algorithm details are as follows:

- Initial value for the remainder is all 1 s.
- Big-endian bit stream order.
- The CRC calculated for the following string {CMD[7:0], DATA[7:0]}, with the CMD[7] bit as the first bit that is shifted out and the DATA[0] bit as the last bit shifted out (see [Table](#page-113-0) 8-21).
- Result inversion is enabled.

Table 8-21. SPI Frame for Command and Data Phases

8.15.7 SPI Frame Overview

[Figure](#page-114-0) 8-36 shows an overview of a complete 24-bit SPI frame with the CRC field. [Figure](#page-114-1) 8-37 shows an overview of a complete 16-bit SPI frame without the CRC field.

(1) The SPI master device (MCU) and SPI slave device (TPS65313-Q1) sample the received data on the falling SCK edge and transmit data on the rising SCK edge.

Figure 8-36. SPI Timing (24-Bit With CRC Field)

(1) The SPI master device (MCU) and SPI slave device (TPS65313-Q1) sample the received data on the falling SCK edge and transmit data on the rising SCK edge.

Figure 8-37. SPI Timing (16-Bit Without CRC Field)

8.16 Register Maps

8.16.1 Device SPI Mapped Registers

The tables in this section lists the available SPI registers and includes an explanation of each bit function. For each SPI register, the bit names are given, with the default values, which are the values after internal logic reset and when the device is in the RESET state. These default values apply after each wake-up event when the device goes to the RESET state.

[Table](#page-115-0) 8-22 lists the SPI commands. The name of a SPI read command starts with the *RD_* prefix and the name of a SPI write command name starts with the *WR_* prefix.

Table 8-22. SPI Command Space Table (continued)

8.16.1.1 Memory Maps

8.16.1.1.1 SPI Registers

[Table](#page-118-0) 8-23 lists the memory-mapped registers for the SPI. All registers not listed in [Table](#page-118-0) 8-23 should be considered as reserved locations and the register contents should not be modified.

Table 8-23. SPI Registers

Copyright © 2019–2020, Texas Instruments Incorporated *Detailed Description*

Texas **NSTRUMENTS**

Complex bit access types are encoded to fit into small table cells. [Table](#page-119-0) 8-24 shows the codes that are used for access types in this section.

Table 8-24. SPI Register Access Type Codes

8.16.1.1.1.1 DEV_REV Register

DEV_REV is shown in [Figure](#page-120-3) 8-38 and described in [Table](#page-120-4) 8-25.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read-Only (RD_DEV_REV)

Figure 8-38. Device Revision (DEV_REV) Register

Table 8-25. DEV_REV Register Field Descriptions

8.16.1.1.1.2 DEV_ID Register

DEV_ID is shown in [Figure](#page-120-5) 8-39 and described in [Table](#page-120-6) 8-26. For DEV_ID register bits initial values refer to device Technical Reference Manual (TRM).

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR **Controller access:** Read-Only (RD_DEV_ID1) No dedicated EEPROM bits are required.

Figure 8-39. Device ID (DEV_ID) Register

Table 8-26. DEV_ID Register Field Descriptions

8.16.1.1.1.3 DEV_STAT1 Register

DEV_STAT1 is shown in [Figure](#page-121-1) 8-40 and described in [Table](#page-121-2) 8-27.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read-Only (RD_DEV_STAT1)

Texas **NSTRUMENTS**

Table 8-27. DEV_STAT1 Register Field Descriptions

8.16.1.1.1.4 DEV_STAT2 Register

DEV_STAT2 is shown in [Figure](#page-122-0) 8-41 and described in [Table](#page-122-1) 8-28.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR **Controller access:** Read (RD_DEV_STAT2)

Figure 8-41. Device Status 2 (DEV_STAT2) Register

Table 8-28. DEV_STAT2 Register Field Descriptions

Table 8-28. DEV_STAT2 Register Field Descriptions (continued)

8.16.1.1.1.5 DEV_CFG1 Register

DEV_CFG1 is shown in [Figure](#page-124-1) 8-42 and described in [Table](#page-124-2) 8-29.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_DEV_CFG1)

Write (WR_DEV_CFG1). Write access is only available in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Protected by the device-configuration CRC (DEV_CFG_CRC).

Figure 8-42. Device Configuration 1 (DEV_CFG1) Register

Table 8-29. DEV_CFG1 Register Field Descriptions

8.16.1.1.1.6 DEV_CFG2 Register

DEV_CFG2 is shown in [Figure](#page-125-1) 8-43 and described in [Table](#page-125-2) 8-30.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_DEV_CFG2)

Write (WR_DEV_CFG2). Write access only in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Protected by the DEV CFG CRC.

Note: Anytime a x_IRQ_EN bit is set to 1b and the respective analog condition occurs, the activated ENDRV/nIRQ driver is disabled (drives the activated ENDRV/nIRQ pin low), the ENDRV_EN control bit is cleared, and the device transitions to the SAFE state.

Figure 8-43. Device Configuration 2 (DEV_CFG2) Register

Table 8-30. DEV_CFG2 Register Field Descriptions

8.16.1.1.1.7 DEV_CFG3 Register

DEV_CFG3 is shown in [Figure](#page-126-1) 8-44 and described in [Table](#page-126-2) 8-31.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_DEV_CFG3)

Write (WR_DEV_CFG3). Write access only in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Protected by the DEV_CFG_CRC.

Figure 8-44. Device Configuration 3 (DEV_CFG3) Register

Table 8-31. DEV_CFG3 Register Field Descriptions

8.16.1.1.1.8 DEV_CFG4 Register

DEV_CFG4 is shown in [Figure](#page-127-1) 8-45 and described in [Table](#page-127-2) 8-32.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_DEV_CFG4)

Write (WR_DEV_CFG4). Write access only in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Protected by the DEV_CFG_CRC.

Figure 8-45. Device Configuration 4 (DEV_CFG4) Register

Table 8-32. DEV_CFG4 Register Field Descriptions

8.16.1.1.1.9 SAFETY_CFG1 Register

SAFETY_CFG1 is shown in [Figure](#page-128-1) 8-46 and described in [Table](#page-128-2) 8-33.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_SAFETY_CFG1)

Write (WR_SAFETY_CFG1). Write access only in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Protected by the DEV_CFG_CRC.

Figure 8-46. Safety Configuration 1 (SAFETY_CFG1) Register

Table 8-33. SAFETY_CFG1 Register Field Descriptions

8.16.1.1.1.10 SAFETY_CFG2 Register

SAFETY_CFG2 is shown in [Figure](#page-129-1) 8-47 and described in [Table](#page-129-2) 8-34.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_SAFETY_CFG2)

Write (WR_SAFETY_CFG2). Write access only in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Protected by the DEV_CFG_CRC.

Figure 8-47. Safety Configuration 2 (SAFETY_CFG2) Register

Table 8-34. SAFETY_CFG2 Register Field Descriptions

Table 8-34. SAFETY_CFG2 Register Field Descriptions (continued)

8.16.1.1.1.11 SAFETY_CFG3 Register

SAFETY_CFG3 is shown in [Figure](#page-130-1) 8-48 and described in [Table](#page-130-2) 8-35.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_SAFETY_CFG3)

Write (WR_SAFETY_CFG3). Write access only in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Protected by the DEV_CFG_CRC.

Figure 8-48. Safety Configuration 3 (SAFETY_CFG3) Register

Table 8-35. SAFETY_CFG3 Register Field Descriptions

Table 8-35. SAFETY_CFG3 Register Field Descriptions (continued)

8.16.1.1.1.12 SAFETY_CFG4 Register

SAFETY_CFG4 is shown in [Figure](#page-131-1) 8-49 and described in [Table](#page-131-2) 8-36.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET

Controller access: Read (RD_SAFETY_CFG4)

Write (WR_SAFETY_CFG4). Write access only in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Protected by the DEV_CFG_CRC.

Figure 8-49. Safety Configuration 4 (SAFETY_CFG4) Register

Table 8-36. SAFETY_CFG4 Register Field Descriptions

8.16.1.1.1.13 SAFETY_CFG5 Register

SAFETY_CFG5 is shown in [Figure](#page-132-1) 8-50 and described in [Table](#page-132-2) 8-37.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET, WD_CFG change

Controller access: Read (RD_SAFETY_CFG5)

Write (WR_SAFETY_CFG5). Write access only in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Protected by the DEV_CFG_CRC.

Figure 8-50. Safety Configuration 5 (SAFETY_CFG5) Register

Table 8-37. SAFETY_CFG5 Register Field Descriptions

8.16.1.1.1.14 SAFETY_CFG6 Register

SAFETY_CFG6 is shown in [Figure](#page-133-1) 8-51 and described in [Table](#page-133-2) 8-38.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_SAFETY_CFG6)

Write (WR_SAFETY_CFG6). Write access only in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Protected by the DEV_CFG_CRC.

Figure 8-51. Safety Configuration 6 (SAFETY_CFG6) Register

Table 8-38. SAFETY_CFG6 Register Field Descriptions

8.16.1.1.1.15 SAFETY_CFG8 Register

SAFETY_CFG8 is shown in [Figure](#page-134-1) 8-52 and described in [Table](#page-134-2) 8-39.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_SAFETY_CFG8)

Write (WR_SAFETY_CFG8). Write access only in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Protected by the DEV_CFG_CRC.

Figure 8-52. Safety Configuration 8 (SAFETY_CFG8) Register

Table 8-39. SAFETY_CFG8 Register Field Descriptions

8.16.1.1.1.16 EXT_VMON1_CFG Register

EXT_VMON1_CFG is shown in [Figure](#page-135-1) 8-53 and described in [Table](#page-135-2) 8-40.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_EXT_VMON1_CFG)

Write (WR_EXT_VMON1_CFG). Write access is only available in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. - Protected by the DEV_CFG_CRC.

Figure 8-53. External VMON1 Configuration (EXT_VMON1_CFG) Register

Table 8-40. EXT_VMON1_CFG Register Field Descriptions

8.16.1.1.1.17 EXT_VMON2_CFG Register

EXT_VMON2_CFG is shown in [Figure](#page-136-1) 8-54 and described in [Table](#page-136-2) 8-41.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_EXT_VMON2_CFG)

Write (WR_EXT_VMO2_CFG). Write access is only available in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b.

Figure 8-54. External VMON2 Configuration (EXT_VMON2_CFG) Register

Table 8-41. EXT_VMON2_CFG Register Field Descriptions

8.16.1.1.1.18 PWR_CTRL Register

PWR_CTRL is shown in [Figure](#page-137-1) 8-55 and described in [Table](#page-137-2) 8-42.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET

Controller access: Read (RD_PWR_CTRL)

Write (WR_PWR_CTRL). Write access is only available when the CTRL_LOCK bit is set to 0b (DEV_STAT1.CTRL_LOCK bit).

NOTE:

- The BUCK1 is always enabled by default, and cannot be disabled through SPI mapped register. The enable or disable of the BUCK1 is controlled through WAKE input and WAKE_L latch under normal operating conditions.
- The BUCK1 can be disabled by the internal monitoring and protection circuit, and enabled again after its re-start conditions are met.

Figure 8-55. Power Control (PWR_CTRL) Register

Table 8-42. PWR_CTRL Register Field Descriptions

8.16.1.1.1.19 CLK_MON_CTRL Register

CLK_MON_CTRL is shown in [Figure](#page-138-1) 8-56 and described in [Table](#page-138-2) 8-43.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET

Controller access: Read (RD_CLK_MON_CTRL)

Write (WR_CLK_MON_CTRL). Write access is only available when the CTRL_LOCK is set to 0b.

Figure 8-56. Clock Monitor Control Register (CLK_MON_CTRL) Register

Table 8-43. CLK_MON_CTRL Register Field Descriptions

8.16.1.1.1.20 VMON_UV_STAT Register

VMON_UV_STAT is shown in [Figure](#page-139-1) 8-57 and described in [Table](#page-139-2) 8-44.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_VMON_UV_STAT) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-57. VMON Undervoltage Status (VMON_UV_STAT) Register

Table 8-44. VMON_UV_STAT Register Field Descriptions

8.16.1.1.1.21 VMON_OV_STAT Register

VMON_OV_STAT is shown in [Figure](#page-140-1) 8-58 and described in [Table](#page-140-2) 8-45.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_VMON_OV_STAT) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-58. VMON Overvoltage Status (VMON_OV_STAT) Register

Table 8-45. VMON_OV_STAT Register Field Descriptions

8.16.1.1.1.22 EXT_VMON_STAT Register

EXT_VMON_STAT is shown in [Figure](#page-141-1) 8-59 and described in [Table](#page-141-2) 8-46.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_EXT_VMON_STAT) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.
- EXT VMON UV/OV monitoring is active only when EXT VMON-s is enabled. When EXT VMON-s are disabled UV/OV monitoring is masked.

Figure 8-59. External VMON Status (EXT_VMON_STAT) Register

Table 8-46. EXT_VMON_STATC Register Field Descriptions

8.16.1.1.1.23 SAFETY_BUCK1_STAT1 Register

SAFETY_BUCK1_STAT1 is shown in [Figure](#page-142-1) 8-60 and described in [Table](#page-142-2) 8-47.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_BUCK1_STAT1) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-60. Safety BUCK1 Status 1 (SAFETY_BUCK1_STAT1) Register

Table 8-47. SAFETY_BUCK1_STAT1 Register Field Descriptions

8.16.1.1.1.24 SAFETY_BUCK1_STAT2 Register

SAFETY_BUCK1_STAT2 is shown in [Figure](#page-143-1) 8-61 and described in [Table](#page-143-2) 8-48.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_BUCK1_STAT2) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-61. Safety BUCK1 Status 2 (SAFETY_BUCK1_STAT2) Register

Table 8-48. SAFETY_BUCK1_STAT2 Register Field Descriptions

STRUMENTS

8.16.1.1.1.25 SAFETY_BUCK2_STAT1 Register

SAFETY_BUCK2_STAT1 is shown in [Figure](#page-144-0) 8-62 and described in [Table](#page-144-1) 8-49.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_BUCK2_STAT1) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-62. Safety BUCK2 Status 1 (SAFETY_BUCK2_STAT1) Register

Table 8-49. SAFETY_BUCK2_STAT1 Register Field Descriptions

8.16.1.1.1.26 SAFETY_BUCK2_STAT2 Register

SAFETY_BUCK2_STAT2 is shown in [Figure](#page-145-0) 8-63 and described in [Table](#page-145-1) 8-50.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_BUCK2_STAT2) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-63. Safety BUCK2 Status 2 (SAFETY_BUCK2_STAT2) Register

Table 8-50. SAFETY_BUCK2_STAT2 Register Field Descriptions

8.16.1.1.1.27 SAFETY_BOOST_STAT1 Register

SAFETY_BOOST_STAT1 is shown in and described in [Figure](#page-146-0) 8-64 and described in [Table](#page-146-1) 8-51.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_BOOST_STAT1) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-64. Safety BOOST Status 1 (SAFETY_BOOST_STAT1) Register

Table 8-51. SAFETY_BOOST_STAT1 Register Field Descriptions

8.16.1.1.1.28 SAFETY_BOOST_STAT2 Register

SAFETY_BOOST_STAT2 is shown in and described in [Figure](#page-147-0) 8-65 and described in [Table](#page-147-1) 8-52.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_ BOOST _STAT2) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-65. Safety BOOST Status 2 (SAFETY_BOOST_STAT2) Register

Table 8-52. SAFETY_BOOST_STAT2 Register Field Descriptions

8.16.1.1.1.29 SAFETY_ERR_STAT1 Register

SAFETY_ERR_STAT1 is shown in and described in [Figure](#page-148-0) 8-66 and described in [Table](#page-148-1) 8-53.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_ERR_STAT1) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-66. Safety Error Status 1 (SAFETY_ERR_STAT1) Register

Table 8-53. SAFETY_ERR_STAT1 Register Field Descriptions

8.16.1.1.1.30 SAFETY_CLK_STAT Register

SAFETY_CLK_STAT is shown in and described in [Figure](#page-149-0) 8-67 and described in [Table](#page-149-1) 8-54.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_CLK_STAT) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-67. Safety Clock Status (SAFETY_CLK_STAT) Register

Table 8-54. SAFETY_CLK_STAT Register Field Descriptions

8.16.1.1.1.31 SAFETY_CLK_WARN_STAT Register

SAFETY_CLK_WARN_STAT is shown in and described in [Figure](#page-150-0) 8-68 and described in [Table](#page-150-1) 8-55.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_CLK_WARN_STAT) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-68. Safety Clock Warning Status (SAFETY_CLK_WARN_STAT) Register

Bit Field Type Initial State Description 7 RESERVED R 0b Reserved. 6 BOOST_FSW_CLK_WA RN $RC \mid$ 0b Clock accuracy warning flag from DIG_CLK_MON5 for BOOST switching clock. 0b = No clock warning. $1b =$ Clock warning. 5 RESERVED R 0b Reserved 4 BUCK2_FSW_CLK_WA RN RC 0b Clock accuracy warning flag from DIG_CLK_MON4 for BUCK2 switching clock. 0b = No clock warning. $1b =$ Clock warning. 3 BUCK1_FSW_CLK_WA RN RC 0b Clock accuracy warning flag from DIG_CLK_MON3 for BUCK1 switching clock. 0b = No clock warning. $1b =$ Clock warning. 2 SYNC_CLK_WARN RC 0b Clock accuracy warning flag from DIG_CLK_MON1 for SYNC_IN clock. 0b = No clock warning. 1b = Clock warning. 1 SMPS_SRC_CLK_WAR N RC 0b Clock accuracy warning flag from DIG_CLK_MON6 for either PLL clock output or MODCLK output. 0b = No clock warning. $1b =$ Clock warning. 0 RESERVED R 0b Reserved.

Table 8-55. SAFETY_CLK_WARN_STAT Register Field Descriptions

8.16.1.1.1.32 SAFETY_ABIST_ERR_STAT1 Register

SAFETY_ABIST_ERR_STAT1 is shown in and described in [Figure](#page-151-0) 8-69 and described in [Table](#page-151-1) 8-56.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_ABIST_ERR_STAT1) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-69. Safety ABIST Error Status 1 (SAFETY_ABIST_ERR_STAT1) Register

Table 8-56. SAFETY_ABIST_ERR_STAT1 Register Field Descriptions

8.16.1.1.1.33 SAFETY_ABIST_ERR_STAT2 Register

SAFETY_ABIST_ERR_STAT2 is shown in and described in [Figure](#page-152-0) 8-70 and described in [Table](#page-152-1) 8-57.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_ABIST_ERR_STAT2) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-70. Safety ABIST Error Status 2 (SAFETY_ABIST_ERR_STAT2) Register

Table 8-57. SAFETY_ABIST_ERR_STAT2 Register Field Descriptions

8.16.1.1.1.34 SAFETY_ABIST_ERR_STAT3 Register

SAFETY_ABIST_ERR_STAT3 is shown in and described in [Figure](#page-153-0) 8-71 and described in [Table](#page-153-1) 8-58.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_ABIST_ERR_STAT3) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-71. Safety ABIST Error Status 3 (SAFETY_ABIST_ERR_STAT3) Register

Table 8-58. SAFETY_ABIST_ERR_STAT3 Register Field Descriptions

8.16.1.1.1.35 SAFETY_ABIST_ERR_STAT4 Register

SAFETY_ABIST_ERR_STAT4 is shown in and described in [Figure](#page-154-0) 8-72 and described in [Table](#page-154-1) 8-59.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_ABIST_ERR_STAT4) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-72. Safety ABIST Error Status 4 (SAFETY_ABIST_ERR_STAT4) Register

Table 8-59. SAFETY_ABIST_ERR_STAT4 Register Field Descriptions

8.16.1.1.1.36 SAFETY_ABIST_ERR_STAT5 Register

SAFETY_ABIST_ERR_STAT5 is shown in and described in [Figure](#page-155-0) 8-73 and described in [Table](#page-155-1) 8-60.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_ABIST_ERR_STAT5) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-73. Safety ABIST Error Status 5 (SAFETY_ABIST_ERR_STAT5) Register

Bit Field Type Initial State Description 7-5 RESERVED R 000b Reserved. 4 ABIST_EE_CRC_MON _ERR RC 0b ABIST on EEPROM CRC monitor error. 0b = No ABIST error. 1b = ABIST error. 3 ABIST_BOOST_OT_E RR RC 0b ABIST on BOOST OT monitor error. 0b = No ABIST error. 1b = ABIST error. 2 RESERVED R 0b Reserved. 1 ABIST_BUCK2_OT_ER R RC 0b ABIST on BUCK2 OT monitor error. 0b = No ABIST error. 1b = ABIST error. 0 ABIST_BUCK1_OT_ER R RC 0b ABIST BUCK1 OT monitor error. 0b = No ABIST error. 1b = ABIST error.

Table 8-60. SAFETY_ABIST_ERR_STAT5 Register Field Descriptions

8.16.1.1.1.37 SAFETY_ABIST_ERR_STAT6 Register

SAFETY_ABIST_ERR_STAT6 is shown in and described in [Figure](#page-156-0) 8-74 and described in [Table](#page-156-1) 8-61.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_ABIST_ERR_STAT6) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-74. Safety ABIST Error Status 6 (SAFETY_ABIST_ERR_STAT6) Register

Table 8-61. SAFETY_ABIST_ERR_STAT6 Register Field Descriptions

8.16.1.1.1.38 SAFETY_LBIST_ERR_STAT Register

SAFETY_LBIST_ERR_STAT is shown in and described in [Figure](#page-157-0) 8-75 and described in [Table](#page-157-1) 8-62.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SAFETY_LBIST_ERR_STAT) **Note:** A

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.
- The Watchdog, NRES supervisor, MCU error signal monitoring diagnostics are covered by LBIST core test.

Figure 8-75. Safety LBIST Error Status (SAFETY_LBIST_ERR_STAT) Register

Table 8-62. SAFETY_LBIST_ERR_STAT Register Field Descriptions

8.16.1.1.1.39 SAFETY_ERR_STAT2 Register

SAFETY_ERR_STAT2 is shown in and described in [Figure](#page-158-0) 8-76 and described in [Table](#page-158-1) 8-63.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET, SPI RD Access, LBIST run, WD_CFG change **Controller access:** Read (RD_SAFETY_ERR_STAT2)

Write (WR_WD_FC) for the WD_FAIL_CNT bits write access only. The write access is only available in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-76. Safety Error Status 2 (SAFETY_ERR_STAT2) Register

Table 8-63. SAFETY_ERR_STAT2 Register Field Descriptions

8.16.1.1.1.40 SAFETY_ERR_STAT3 Register

SAFETY_ERR_STAT3 is shown in and described in [Figure](#page-159-0) 8-77 and described in [Table](#page-159-1) 8-64.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, REST, SPI RD Access, LBIST run, MCU_ESM_CFG bit change **Controller access:** Read (RD_SAFETY_ERR_STAT3)

Write (WR_MCU_ESM_FC). Write access is only available in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Write access only for the MCU_ESM_FC bits. **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-77. Safety Error Status 3 (SAFETY_ERR_STAT3) Register

Table 8-64. SAFETY_ERR_STAT3 Register Field Descriptions

8.16.1.1.1.41 SAFETY_ERR_STAT4 Register

SAFETY_ERR_STAT4 is shown in and described in [Figure](#page-160-0) 8-78 and described in [Table](#page-160-1) 8-65.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access

Controller access: Read-Only (RD_SAFETY_ERR_STAT4)

Write (WR_DEV_ERR_CNT). Write access is only available in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Write access only for DEV_ERR_CNT bits.

Note:

- A logic high is latched for DIAG_STATE_TO until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.

Figure 8-78. Safety Error Status 4 (SAFETY_ERR_STAT4) Register

Table 8-65. SAFETY_ERR_STAT4 Register Field Descriptions

8.16.1.1.1.42 SPI_TRANSFER_STAT Register

SPI_TRANSFER_STAT is shown in and described in [Figure](#page-161-0) 8-79 and described in [Table](#page-161-1) 8-66.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_SPI_TRANSFER_STAT) **Note:**

- A logic high is latched until the register is read.
- The read access clears set status flag bit if condition is not present anymore. Another read access is required to confirm status bit has been cleared and monitored condition is not present anymore.
- These SPI transfer status bits reflect state of previous SPI frame transfer.

Table 8-66. SPI_TRANSFER_STAT Register Field Descriptions

Table 8-66. SPI_TRANSFER_STAT Register Field Descriptions (continued)

8.16.1.1.1.43 SAFETY_ABIST_CTRL Register

SAFETY_ABIST_CTRL is shown in and described in [Figure](#page-162-0) 8-80 and described in [Table](#page-162-1) 8-67.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET

Controller access: Read (RD_SAFETY_ABIST_CTRL)

Write (WR_SAFETY_ABIST_CTRL). Write access is only available when the CTRL_BIST_LOCK bit is set to 0b.

Figure 8-80. Safety ABIST Control (SAFETY_ABIST_CTRL) Register

Table 8-67. SAFETY_ABIST_CTRL Register Field Descriptions

8.16.1.1.1.44 SAFETY_LBIST_CTRL Register

SAFETY_LBIST_CTRL is shown in and described in [Figure](#page-163-0) 8-81 and described in [Table](#page-163-1) 8-68.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET

Controller access: Read (RD_SAFETY_LBIST_CTRL)

Write (WR_SAFETY_LBIST_CTRL). Write access is only available when the CTRL_BIST_LOCK bit is set to 0b.

Figure 8-81. Safety LBIST Control (SAFETY_LBIST_CTRL) Register

Table 8-68. SAFETY_LBIST_CTRL Register Field Descriptions

8.16.1.1.1.45 SAFETY_CHECK_CTRL Register

SAFETY_CHECK_CTRL is shown in and described in [Figure](#page-164-0) 8-82 and described in [Table](#page-164-1) 8-69.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET

Controller access: Read (RD_SAFETY_CHECK_CTRL)

Write (WR_SAFETY_CHECK_CTRL). Write access is only available when the CTRL_LOCK bit is set to 0b.

Figure 8-82. Safety Check Control (SAFETY_CHECK_CTRL) Register

Table 8-69. SAFETY_CHECK_CTRL Register Field Descriptions

8.16.1.1.1.46 SAFETY_ERR_PWM_HMAX_CFG Register

SAFETY_ERR_PWM_HMAX_CFG is shown in and described in [Figure](#page-165-0) 8-83 and described in [Table](#page-165-1) 8-70.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_SAFETY_ERR_PWM_HMAX_CFG)

Write (WR_SAFETY_ERR_PWM_HMAX_CFG). Write access is only available in the DIAGNOSTIC state when the CFG LOCK bit is set to 0b.

Figure 8-83. Safety Error PWM HMAX Configuration (SAFETY_ERR_PWM_HMAX_CFG) Register

Table 8-70. SAFETY_ERR_PWM_HMAX_CFG Register Field Descriptions

8.16.1.1.1.47 SAFETY_ERR_PWM_HMIN_CFG Register

SAFETY_ERR_PWM_HMIN_CFG is shown in and described in [Figure](#page-165-2) 8-84 and described in [Table](#page-165-3) 8-71.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_SAFETY_ERR_PWM_HMIN_CFG)

Write (WR_SAFETY_ERR_PWM_HMIN_CFG). Write access is only available in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b.

Figure 8-84. Safety Error PWM HMIN Configuration (SAFETY_ERR_PWM_HMIN_CFG) Register

Table 8-71. SAFETY_ERR_PWM_HMIN_CFG Register Field Descriptions

8.16.1.1.1.48 SAFETY_ERR_PWM_LMAX_CFG Register

SAFETY_ERR_PWM_LMAX_CFG is shown in and described in [Figure](#page-166-0) 8-85 and described in [Table](#page-166-1) 8-72.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_SAFETY_ERR_PWM_HMIN_CFG)

Write (WR_SAFETY_ERR_PWM_LMAX_CFG). Write access is only available in the DIAGNOSTIC state when the CFG LOCK bit is set to 0b.

Figure 8-85. Safety Error PWM LMAX Configuration (SAFETY_ERR_PWM_LMAX_CFG) Register

Table 8-72. SAFETY_ERR_PWM_LMAX_CFG Register Field Descriptions

8.16.1.1.1.49 SAFETY_ERR_PWM_LMIN_CFG Register

SAFETY_ERR_PWM_LMIN_CFG is shown in and described in [Figure](#page-166-2) 8-86 and described in [Table](#page-166-3) 8-73.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_SAFETY_ERR_PWM_LMIN_CFG)

Write (WR_SAFETY_ERR_PWM_LMIN_CFG). Write access is only available in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b.

Figure 8-86. Safety Error PWM LMIN Configuration (SAFETY_ERR_PWM_LMIN_CFG) Register

Table 8-73. SAFETY_ERR_PWM_LMIN_CFG Register Field Descriptions

8.16.1.1.1.50 SAFETY_PWD_TH_CFG Register

SAFETY_PWD_TH_CFG is shown in and described in [Figure](#page-167-0) 8-87 and described in [Table](#page-167-1) 8-74.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_SAFETY_PWD_TH_CFG)

Write (WR_SAFETY_PWD_TH_CFG). Write access is only available in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b.

Figure 8-87. Safety PWD Threshold Configuration (SAFETY_PWD_TH_CFG) Register

8.16.1.1.1.51 SAFETY_DEV_CFG_CRC Register

SAFETY_DEV_CFG_CRC is shown in and described in [Figure](#page-167-2) 8-88 and described in [Table](#page-167-3) 8-75.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR

Controller access: Read (RD_SAFETY_DEV_CFG_CRC)

Write (WR_SAFETY_DEV_CFG_CRC). Write access is only available in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b.

Figure 8-88. Safety Device Configuration CRC (SAFETY_DEV_CFG_CRC) Register

Table 8-75. SAFETY_DEV_CFG_CRC Register Field Descriptions

8.16.1.1.1.52 DIAG_CTRL Register

DIAG_CTRL is shown in and described in [Figure](#page-168-0) 8-89 and described in [Table](#page-168-1) 8-76.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET

Controller access: Read (RD_DIAG_CTRL)

Write (WR_DIAG_CTRL). Write access is only available when the CTRL_LOCK bit is set to 0b.

Figure 8-89. Diagnostic Control (DIAG_CTRL) Register

Table 8-76. DIAG_CTRL Register Field Descriptions

Table 8-76. DIAG_CTRL Register Field Descriptions (continued)

8.16.1.1.1.53 DIAG_MUX_SEL Register

DIAG MUX SEL is shown in and described in [Figure](#page-169-0) 8-90 and described in [Table](#page-169-1) 8-77.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET **Controller access:** Read (RD_DIAG_MUX_SEL) Write (WR_DIAG_MUX_SEL)

Figure 8-90. Diagnostic Mux Select (DIAG_MUX_SEL) Register

Table 8-77. DIAG_MUX_SEL Register Field Descriptions

8.16.1.1.1.54 WDT_WIN1_CFG Register

WDT WIN1 CFG is shown in and described in [Figure](#page-169-2) 8-91 and described in [Table](#page-169-3) 8-78.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET, WD_CFG change

Controller access: Read (RD_WDT_WIN1_CFG)

Write (WR WDT WIN1 CFG). Write access is only available in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Protected by the DEV_CFG_CRC.

Figure 8-91. Watchdog Window 1 Configuration (WDT_WIN1_CFG) Register

Table 8-78. WDT_WIN1_CFG Register Field Descriptions

8.16.1.1.1.55 WDT_WIN2_CFG Register

WDT_WIN2_CFG is shown in and described in [Figure](#page-170-0) 8-92 and described in [Table](#page-170-1) 8-79.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET, WD_CFG change

Controller access: Read (RD_WDT_WIN2_CFG)

Write (WR_WDT_WIN2_CFG). Write access is only available in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Protected by the DEV_CFG_CRC.

Figure 8-92. Watchdog Window 2 Configuration (WDT_WIN2_CFG) Register

Table 8-79. WDT_WIN2_CFG Register Field Descriptions

8.16.1.1.1.56 WDT_Q&A_CFG Register

WDT_Q&A_CFG is shown in and described in [Figure](#page-170-2) 8-93 and described in [Table](#page-170-3) 8-80.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET, LBIST run, WD_CFG change

Controller access: Read (RD_WDT_Q&A_CFG)

Write (WR_WDT_Q&A_CFG). Write access is only available in the DIAGNOSTIC state when the CFG_LOCK bit is set to 0b. Protected by the DEV_CFG_CRC.

Note: Confirm if this register must be initialized when device is in the RESET state.

Figure 8-93. Watchdog Q&A Configuration (WDT_Q&A_CFG) Register

Table 8-80. WDT_Q&A_CFG Register Field Descriptions

8.16.1.1.1.57 WDT_QUESTION_VALUE Register

WDT_QUESTION_VALUE is shown in and described in [Figure](#page-171-0) 8-94 and described in [Table](#page-171-1) 8-81.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET, LBIST run, WD_CFG change **Controller access:** Read-Only (RD_WDT_QUESTION_VALUE)

Figure 8-94. Watchdog Question Value (WDT_QUESTION_VALUE) Register

Table 8-81. WDT_QUESTION_VALUE Register Field Descriptions

8.16.1.1.1.58 WDT_STATUS Register

WDT_STATUS is shown in and described in [Figure](#page-172-0) 8-95 and described in [Table](#page-172-1) 8-82.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET, LBIST run, WD_CFG change **Controller access:** Read-Only (RD_WDT_STATUS) **Note:** Refer to [Table](#page-82-0) 8-13 for details on initialization source for each bit.

Figure 8-95. Watchdog Status (WDT_STATUS) Register

Table 8-82. WDT_STATUS Register Field Descriptions

Table 8-82. WDT_STATUS Register Field Descriptions (continued)

8.16.1.1.1.59 WDT_ANSWER Register

WDT_ANSWER is shown in and described in [Figure](#page-174-0) 8-96 and described in [Table](#page-174-1) 8-83.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, RESET

Controller access: Write (WR_WD_ANSWER)

Figure 8-96. Watchdog Answer (WDT_ANSWER) Register

Table 8-83. WDT_ANSWER Register Field Descriptions

8.16.1.1.1.60 OFF_STATE_L_STAT Register

OFF_STATE_L_STAT is shown in and described in [Figure](#page-174-2) 8-97 and described in [Table](#page-174-3) 8-84.

Return to [Summary](#page-118-0) Table.

Initialization source: NPOR, SPI RD Access **Controller access:** Read-Only (RD_OFF_STATE_L_STAT)

Figure 8-97. OFF_STATE_L_STAT Register

Table 8-84. OFF_STATE_L_STAT Register Field Descriptions

Copyright © 2019–2020, Texas Instruments Incorporated *Detailed Description*

9 Applications, Implementation, and Layout

NOTE

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS65313-Q1 device is a multirail power management device (PMIC) providing the supply voltages for MCU-based or DSP-based systems. The device includes one wide-VIN synchronous buck regulator (BUCK1), one low-voltage synchronous buck regulator (BUCK2), and one low-voltage synchronous boost converter (BOOST). The device also has a SPI and several safety-relevant functions and pins. The device is designed specifically for automotive safety-relevant applications and is available in a space-saving 6 mm × 6-mm, 40 pin VQFNP package.

The BUCK1 regulator is used to convert a typical 12-V input voltage to a lower DC voltage which is then used as a preregulated input supply for the BUCK2 regulator and BOOST converter. All the regulators have predefined output voltage settings. Each regulator has integrated undervoltage (UV) and overvoltage (OV) monitoring and protection features. The BUCK1 regulator has either a 3.3-V output or 3.6-V output voltage. BUCK1 output voltage is used as input voltage for BUCK2 regulator and BOOST converter. The BUCK2 regulator has either a 1.2-V, 1.25-V, 1.8-V, or 2.3-V output voltage. The BOOST converter has a fixed 5-V output. To select the correct orderable part number for the application, see [Section](#page-4-0) 4. All the regulators have a fixed switching frequency of 2.2 MHz (typical) and the device has an optional external clock input pin to synchronize the switching regulators to the external clock input. The device also has optional spread-spectrum modulation of switching clocks of the regulators.

9.2 Typical Application

(1) The V_{BUCK1} voltage is 3.3 V or 3.6 V. The V_{BUCK2} voltage is 1.2 V, 1.25 V, 1.8 V, or 2.3 V.

Figure 9-1. Typical Application Schematic

9.2.1 Design Requirements

For a typical automotive ADAS application featuring the TPS65313-Q1 device, use the parameters listed in [Table](#page-177-0) 9-1.

Table 9-1. Design Parameters

Make sure that the PMIC is always operating under the recommended operating conditions (see [Section](#page-6-0) 6.3) so that the device performs as desired.

Each regulator has integrated UV, OV and OVP monitoring. Having the optimum external component selections and layout design is required to avoid unintended device shutdown caused by the detection of an UV or OV or OVP condition during normal operation.

Each regulator has overcurrent monitoring. As soon as the inductor current reaches the detection threshold for the short-circuit current of the switching regulator, the regulator is disabled. Therefore, make sure that the regulators are not subjected to sudden transient load currents that are greater than the detection threshold for the short-circuit current during normal operation.

The device has a complex digital state machine and many configurable features. The device features a SPI-based question and answer (Q&A) watchdog and external MCU error-signal monitoring. Configure and service these functions correctly to avoid unintended device behavior.

9.2.2 Detailed Design Procedure

9.2.2.1 Selecting the BUCK1, BUCK2, and BOOST Output Voltages

The device has an internal feedback divider for setting the output voltage. Therefore, different output voltage options have a different orderable part number. To select the correct orderable part number for the application, see [Section](#page-4-0) 4.

The BUCK1 regulator can have either a 3.3-V or 3.6-V output. The BUCK1 output should be connected directly to the VSENSE1 pin. To measure the regulator loop response using gain-phase analyzer equipment on the prototype boards, add a 50-Ω resistor between the BUCK1 output and VSENSE1 pin. For production boards, make sure to replace the resistor with a $0-\Omega$ resistor.

The BUCK2 regulator can have a 1.2-V, 1.25-V, 1.8-V, or 2.3-V output. The BUCK2 output should be connected directly to the VSENSE2 pin. To measure the regulator loop response using gain-phase analyzer equipment on the prototype boards, add a 50- Ω resistor between the BUCK2 output and VSENSE2 pin. For production boards, make sure to replace the resistor with a 0-Ω resistor.

The voltage of the BOOST converter is always set to 5 V. The BOOST output should be connected directly to the VSENSE3 pin. To measure the regulator loop response using gain-phase analyzer equipment on the prototype boards, add a $50-\Omega$ resistor between the BOOST output and VSENSE3 pin. For production boards, make sure to replace the resistor with a 0- Ω resistor.

9.2.2.2 Selecting the BUCK1, BUCK2, and BOOST Inductors

Because all the regulators have internal compensation and limited output-voltage settings, inductor values and output capacitor values are limited to ensure stability of the regulator. To select the values of the output inductor and capacitors, see [Table](#page-24-0) 7-1.

The BUCK1 regulator has a 2.2-µH inductor. Select the inductor with a saturation current rating more than 7 A. In this example, IHLP2525CZER2R2M5A inductor from Vishay is used.

The BUCK2 regulator has a 1-µH inductor. Select the inductor with a saturation current rating more than 4.5 A. In this example, TFM252012ALMA1R0MTAA inductor from TDK is used.

The BOOST converter has a 1.5-µH inductor. Select the inductor with a saturation current rating more than 2.7 A. In this example, TFM252012ALMA1R5MTAA inductor from TDK is used.

9.2.2.3 Selecting the BUCK1 and BUCK2 Output Capacitors

The minimum output capacitance for each regulator is 25 µF and the maximum output capacitance is defined as 100 µF. X7R-type, low-ESR ceramic capacitors are recommended. The minimum and maximum capacitance values specified are the effective capacitance values after considering all the tolerances, voltage derating, and aging effects. Therefore, users must use the value that is higher than the specified value to accommodate for these variations. Select the output capacitor value to be 1.5 times the minimum required capacitance value. The output capacitance range allows users to optimize the output voltage ripple and load transient performance according to their application conditions. Selecting the output capacitance value within the specified range is important to meet the stability requirements of the regulators. Stability performance must be measured on the application board to make sure that regulators are stable for the selected output capacitor.

Use [Equation](#page-178-0) 6 to calculate the output capacitance (C_{OUT}) value based on the load transient requirements.

$$
C_{OUT} > \frac{2 \times \Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT}}
$$

where

- ΔI_{OUT} is the change in output current.
- \bullet f_{SW} is the switching frequency of the regulator.
- ΔV_{OUT} is the allowable change in the output voltage. (6)

Use [Equation](#page-178-1) 7 to calculate the peak-to-peak output voltage ripple.

$$
V_{BUCKx_RIPPLE(PP)} = I_{L_RIPPLE}\left(\frac{1}{8 \times C_{OUT} \times f_{SW}} + ESR\right) + ESL\left(\frac{V_{IN_MAX}}{L}\right)
$$

where

- $V_{\text{BUCKx_RIPPLE(PP)}}$ is the peak-to-peak-output voltage ripple of the buck regulator.
- I_{E} _{RIPPLE} is the inductor ripple current (A).
- ESR is the equivalent series resistance of the output capacitor $(Ω)$.
- ESL is the equivalent series inductance of the output capacitor (H).
- V_{INMAX} is the maximum input voltage (V).
- L is the value of the inductor (H). (7) (7)

For this example, the BUCK1 voltage is 3.3 V with a 2% change in the output voltage for a load step from 0 A to 2 A. The resulting value of the BUCK1 output capacitance is approximately 28 µF. Considering the capacitor tolerances, derating, and aging effects, two 22-µF, 10-V rating, X7R-type capacitors (GCM31CR71A226KE02 from Murata) are used.

For this example, the calculated BUCK1 output voltage ripple is approximately 11 mV_{PP} for a typical 44- μ F capacitor with 3-mΩ effective ESR, 1-nH ESL, 18-V input voltage, 3.3-V output voltage, 3-A maximum load current, and an inductor ripple current that is approximately 20% of the maximum load current.

For this example, the BUCK2 voltage is 1.8 V with a 2 % change in the output voltage for a load step from 0 A to 1 A. The resulting value of the BUCK2 output capacitance is approximately 25 µF. Considering the capacitor tolerances, derating, and aging effects, two 22-µF, 10-V rating, X7R-type capacitors (GCM31CR71A226KE02 from Murata) are used.

For this example, the calculated BUCK2 output voltage ripple is approximately 5 mV_{PP} for a typical 44- μ F capacitor with 3-mΩ effective ESR, 1-nH ESL, 3.3-V input voltage, 1.8-V output voltage , 1-µH inductor, 2- A maximum load current, and an inductor ripple current that is approximately 20% of the maximum load current.

NOTE

The calculated values of the output ripple are theoretical values and actual results should be obtained based on the measurements done on the application board.

9.2.2.4 Selecting the BOOST Output Capacitors

The minimum output capacitance for the BOOST converter is 25 µF and the maximum output capacitance is 100 µF. X7R-type, low-ESR ceramic capacitors are recommended. The capacitance value specified in this example is the effective capacitance value after considering all the tolerances, voltage derating, and aging effects. Select the output capacitor value to be 1.5 times the minimum required capacitance value. In this example, two 22-µF, 10-V rating, X7R-type capacitors (GCM31CR71A226KE02 from Murata) are used.

Use [Equation](#page-179-0) 8 to calculate the peak-to-peak output voltage ripple.

$$
V_{\text{BOOST_RIPPLE(PP)}} = \frac{I_{\text{OUT_MAX}} \times D}{f_{\text{SW}} \times C_{\text{OUT}}}
$$

where

- $V_{\text{BOOST_RIPPLE(PP)}}$ is the peak-to-peak output voltage ripple of the boost converter.
- $I_{OUT MAX}$ is the maximum output current of the application (0.6 A).
- f_{SW} is the switching frequency of the converter (2.2 MHz).
- D is the duty cycle (see [Equation](#page-179-1) 9). (8)

$$
D = 1 - \frac{V_{IN_MIN} \times \eta}{V_{OUT}}
$$

where

- $V_{IN~MIN}$ is the minimum input voltage.
- η is the efficiency of the converter (approximately 90%).
- V_{OUT} is the desired output voltage. (9)

The ESR of the output capacitors has an impact on the output voltage ripple. Use [Equation](#page-179-2) 10 to calculate output voltage ripple as a result of ESR.

$$
V_{OUT_RIPPLE(ESR)} = ESR \left(\frac{I_{OUT_MAX}}{1-D} + \frac{I_{L_RIPPLE}}{2} \right)
$$

where

- $V_{\text{OUT RIPPLE(ESR)}}$ is the additional output voltage ripple because of the ESR of the capacitor.
- ESR is the equivalent series resistance of the output capacitor that was used.
- $I_{OUT MAX}$ is the maximum output current of the application.
- I_{L_R} _{LRIPPLE} is the inductor ripple current (see [Equation](#page-179-3) 11). (10)

$$
I_{L_RIPPLE} = \frac{V_{IN_RIN} \times D}{f}
$$

 $f_{SW} \times L$

where
(12)

• L is the selected inductor value (11) (12) and the selected inductor value (12) and (11)

Use [Equation](#page-180-0) 12 to calculate the total peak-to-peak output ripple.

 $V_{\text{OUTRIPPLE}(PP)} = V_{\text{BOOSTRIPPLE}} + V_{\text{OUTRIPPLE}(ESR)}$

For this example, the calculated BOOST output voltage ripple is approximately 6 mV_{PP} for a typical 44- μ F output capacitor with 3-mΩ effective ESR, 5-V BOOST output voltage (V_{BOOST}), 3.3-V BOOST input voltage, 0.6-A maximum load current, and 1.5-µH inductor.

NOTE

The calculated values of the output ripple are theoretical values and actual results should be obtained based on the measurements done on the application board.

9.2.2.5 Input Filter Capacitor Selection for BUCK1, BUCK2, and BOOST

An effective capacitance of at least 4.7 µF is required very close to the VIN pin. In this example, considering capacitor tolerances and derating effects, two 4.7-µF, 50-V, X7R-type ceramic capacitors (CGA6P3X7R1H475K250AB from TDK) are used. A 100-nF, 50-V, X7R-type ceramic capacitor is also recommended for high frequency filtering. Depending on the load transient, line transient, and electromagnetic compatibility (EMC) requirements, additional capacitors or filters may be required on the VIN pin.

An effective capacitance value of at least 2.2 μ F is required close to the VSUP2 and BOOST input pins. Considering capacitor tolerances and derating effects, one 4.7-µF, 16-V, X7R-type ceramic capacitor is recommended. A 100-nF, 16-V, X7R-type ceramic capacitor is also recommended for high frequency filtering. Depending on the load transient, line transient, and EMC requirements, additional capacitors or filters may be required on these pins.

9.2.2.6 Input Filter Capacitors on AVIN and VIN_SAFE Pins

The AVIN pin is used as the supply pin for the VREG regulator. TI recommends using a 2.2-µF, 50-V, X7R-type ceramic capacitor close to the AVIN pin. A 100-nF, 50-V, X7R-type ceramic capacitor is recommended close to the VIN_SAFE pin.

9.2.2.7 Bootstrap Capacitor Selection

The BUCK1 regulator, BUCK2 regulator, and BOOST converter require a bootstrap capacitor. This bootstrap capacitor must have a value of 100 nF and be a X7R-type capacitor. The capacitor should have a 16-V or higher voltage rating. For the BUCK1 regulator, the bootstrap capacitor is located between the PH1 pin and the BOOT1 pin. For the BUCK2 regulator, the bootstrap capacitor is located between the PH2 pin and the BOOT2 pin. For the BOOST converter, the bootstrap capacitor is located between the PH3 pin and the BOOT3 pin.

9.2.2.8 Internal Linear Regulator (VREG) Output Capacitor Selection

The device has a linear regulator to supply the gate drives of each regulator. A 2.2-µF, 16-V, X7R-type ceramic capacitor is recommended on the VREG pin.

9.2.2.9 EXTSUP Pin

To improve efficiency of the internal VREG regulator, connect the EXTSUP pin to the BOOST output. A 100-nF, 16-V, X7R-type ceramic capacitor is recommended close to the EXTSUP pin.

9.2.2.10 WAKE Input Pin

When the WAKE signal is greater than its detection threshold (4.6 V, typical) for more than its deglitch time (130 μs, typical), a valid WAKE signal is detected. The signal is internally latched (WAKE_L bit) and the device starts its power-up sequence. After the device is powered on, even if a high on the WAKE pin is removed, the device is still active. If the wake latch (WAKE L bit) is cleared and the WAKE signal is low, the device goes to the OFF state. For more information on the WAKE pin, see [Section](#page-108-0) 8.14.

9.2.2.11 VIO Supply Pin

The VIO pin is the supply input for the digital interface pins. The voltage of the VIO pin should be more than 3 V. A 100-nF ceramic filter capacitor is recommended close to the pin. This pin is usually connected to the BUCK1 output.

9.2.2.12 External General-Purpose Voltage Monitor Input Pins (EXT_VSENSE1 and EXT_VSENSE2)

The EXT_VSENSE1 and EXT_VSENSE2 pins can be used to monitor UV or OV on any external supply rails in the system. The nominal voltage level at the pins is required to be set to 0.8 V by the external resistor divider. High precision resistors are required for the voltage divider because of the narrow range of the detection threshold. Use a 100-nF, X7R-type filter capacitor to filter the high frequency noise on this pin. In case of an UV or OV event on these pins, the corresponding SPI status bit is set and the device goes to the RESET state. Depending on the orderable part number used in the application, these monitoring pins are enabled during start-up or can be enabled through the SPI PWR_CTRL register. For more information on the functionality of these pins, see [Section](#page-97-0) 8.10.

NOTE

If these two pins are not used in the application, connect these pins to ground.

9.2.2.13 SYNC_IN Pin

The SYNC_IN pin can be used as the external clock input. This input pin requires a 2.2-MHz (typ) clock with a low level less than 0.4 V, a high level more than 2 V, and a duty cycle from 10% to 90%. If the device does not detect any clock on the SYNC_IN pin, then the regulators get a clock from the freerunning VCO in the PLL.

9.2.2.14 MCU_ERR Pin

The MCU ESM block monitors the system MCU error conditions signaled over the MCU_ERR input pin. The MCU ERR pin is configurable for two different operating modes. The first mode is TMS570 mode and in this mode this pin detects an error if the low level on this pin exceeds the programmed low pulse duration. The second mode is PWM mode and in this mode this pin detects an error if a PWM input signal violates the programmed PWM low pulse and high pulse duration. For more information on the ESM, see [Section](#page-82-0) 8.9.11

9.2.2.15 NRES Pin

The NRES pin is an open-drain output with an internal pullup resistor. The NRES pin is intended to drive the reset of the primary system processor. This pin must keep the primary processor and peripheral devices in a defined state during power up and power down when supply voltages are out of range or a critical failure is detected. For more information on the NRES pin, see [Section](#page-93-0) 8.9.12.

9.2.2.16 ENDRV/nIRQ Pin

This pin can be used in the system as the ENDRV input, an external error interrupt to the system MCU, or both functions. The device has no dedicated configuration bit to configure the ENDRV (enable drive) mode or nIRQ (interrupt) mode. How the ENDRV/nIRQ pin is used is determined by system-level requirements. For more information on the ENDRV/nIRQ driver, see [Section](#page-95-0) 8.9.13.

9.2.2.17 DIAG_OUT Pin

The internal analog and digital signals of the device can be observed through the multiplexer on the DIAG OUT pin to support system diagnostics. For more information on the diagnostic output pin (DIAG_OUT), see [Section](#page-66-0) 8.9.9.

9.2.2.18 SPI Pins (NCS,SCK, SDI, SDO)

The TPS65313-Q1 device supports a SPI. No external pullup or pulldown resistors are required for these pins. For the electrical specifications of the SPI pins, see [Section](#page-16-0) 6.18, [Section](#page-16-1) 6.21, and [Section](#page-17-0) 6.22.

9.2.2.19 PBKGx, AGND, DGND, and PGNDx Pins

Connect all PBKGx, AGND, DGND, and PGNDx pins together at the device thermal pad to make a star connection below the device thermal pad.

9.2.2.20 Calculations for Power Dissipation and Junction Temperature

The TPS65313-Q1 device integrates three switching regulators in a small package. Depending on the load current on each regulator, at high temperature conditions, the junction temperature of the device can exceed 150°C. Therefore, understanding the device load currents and associated power dissipation early in the design cycle is critical. This section provides guidelines to calculate the device power dissipation and estimated junction temperature. To make the calculations easy, simple equations are provided. These equations should be used for approximate calculations only.

9.2.2.20.1 BUCK1 Output Current Calculation

The BUCK1 regulator is used as the input supply for the BUCK2 regulator and BOOST converter. The BUCK1 regulator can also supply other peripheral devices in the system that require a 3.3-V or 3.6-V supply. To calculate the total load current on the BUCK1 regulator, BUCK2 regulator, and BOOST converter, input current must be calculated. Use [Equation](#page-182-0) 13 to calculate the BUCK2 input current.

$$
I_{IN_BUCK2} = \frac{V_{BUCK2}}{V_{BUCK1}} \times \frac{I_{OUT_BUCK2}}{\eta_{BUCK2}}
$$

where

- \bullet I_{IN BUCK2} is the input current of the BUCK2 regulator.
- I_{OUT_BUCK2} is the output load current on the BUCK2 regulator.
- \bullet η_{BUCK2} is the efficiency of the BUCK2 regulator. (13)

Use [Equation](#page-182-1) 14 to calculate the BOOST input current.

$$
I_{\text{IN}_\text{BOOST}} = \frac{V_{\text{BOOST}}}{V_{\text{BUCH}}} \times \frac{I_{\text{OUT}_\text{BOOST}}}{\eta_{\text{BOOST}}}
$$

where

- \bullet I_{IN BOOST} is the input current of the BOOST converter.
- $I_{OUT BOOST}$ is the output load current on the BOOST converter.
- n_{IBOOST} is the efficiency of the BOOST converter. (14)

Use [Equation](#page-182-2) 15 to calculate the total current on the BUCK1 regulator.

 $I_{\text{OUT_BUCH(tot)}} = I_{\text{OUT_BUCH_LOAD}} + I_{\text{IN_BUCK2}} + I_{\text{IN_BOOST}}$

where

- $I_{\text{OUT_BUCH} (tot)}$ is the total current on the BUCK1 regulator.
- $I_{\text{OUT BICK1}\text{ LOAD}}$ is the stand-alone load current on BUCK1. (15)

(17)

9.2.2.20.2 Device Power Dissipation Estimation

The power dissipation of the device can be estimated by adding the power dissipation of each regulator. The power dissipation of each regulator can be estimated based on the measured efficiency of each regulator. The measured efficiency of the regulator consists of device power losses and inductor power losses. To estimate the power dissipation within the device, the power dissipation of the inductor should be subtracted from the total regulator power dissipation that is calculated based on the efficiency measurement.

Use [Equation](#page-183-0) 16 to estimate the total regulator power dissipation for the BUCK1 regulator, BUCK2 regulator, and BOOST converter.

$$
P_{D(tot)} = V_{OUT} \times I_{OUT} \times \left(\frac{1-\eta}{\eta}\right)
$$

where

- $P_{D(tot)}$ is the total power dissipation of the BUCK1 regulator, BUCK2 regulator, or BOOST converter including inductor power dissipation.
- V_{OUT} is the output voltage of the regulator.
- I_{OUT} is the output current of the regulator.
- η is the efficiency of the regulator based on measurement results. (16)

Use [Equation](#page-183-1) 17 to calculate the internal power dissipation of the BUCK1 regulator.

where

- $P_{D(BUCK1)}$ is the internal power dissipation of the device because of the BUCK1 regulator.
- $P_{D(BUCK1~\text{tot})}$ is the total power dissipation of the BUCK1 regulator including inductor power dissipation.
- L_{DCR_BUCK1} is the series resistance of the inductor as specified in the data sheet of the BUCK1 inductor.

Use [Equation](#page-183-2) 18 to calculate the internal power dissipation of the BUCK2 regulator.

where

- $P_{D(BUCK2)}$ is the internal power dissipation of the device because of the BUCK2 regulator.
- $P_{D(BUCK2~tot)}$ is the total power dissipation of the BUCK2 regulator including inductor power dissipation.
- $L_{\text{DCR-BUCK2}}$ is the series resistance of the inductor as specified in the data sheet of the BUCK2 inductor. (18)

 $r_{D(tot)} = r_{OUT} \times 100 \text{ J} \times \frac{1}{(1 - r)}$

where
 $r_{D(tot)} = r_{D(tot)}$ is the total power dissipation of the BUCK1 regulate

including inductor power dissipation.
 r_{OUT} is the output voltage of the regulator.
 r_{OUT} is the outpu Use [Equation](#page-183-3) 19 to calculate the internal power dissipation of the device because of the BOOST converter.

$$
P_{D(BOOST)} = P_{D(BOOST_tot)} - \left(I_{IN_BOOST}^2 \times L_{DCR_BOOST}\right)
$$

where

- $P_{D(BOOST)}$ is the internal power dissipation of the device because of the BOOST converter.
- $P_{D(BOOST_{tot})}$ is the total power dissipation of the BOOST converter including inductor power dissipation.
- $I_{IN\, BOOST}$ is the input current of the BOOST converter (see [Equation](#page-182-1) 14).
- $L_{\text{DCR_BOOST}}$ is the series resistance of the inductor as specified in the data sheet of the BOOST inductor. inductor. (19)

Use [Equation](#page-183-4) 20 to calculate the total internal power dissipation of the device.

where

 $P_{D(DE VICE)}$ is the total internal power dissipation of the device. (20)

9.2.2.20.3 Device Junction Temperature Estimation

Use [Equation](#page-184-0) 21 to estimate the junction temperature of the device (T_{J}) .

$$
T_J = T_A + \left(R_{th} \times P_{D(tot)}\right)
$$

where

- T_A is the ambient temperature of the device.
- R_{th} is the thermal resistance of the device. (21)

The thermal resistance of the device is highly dependant on external factors such as the PCB, housing, and thermal management. Therefore the thermal resistance should be estimated based on the actual measurements considering all the system-level parameters that influence this parameter. In this calculation example, the thermal resistance value, which is based on thermal simulation, is provided for two different PCB models with some assumptions. The values provided in this section are only for reference and are for initial estimations only.

9.2.2.20.3.1 Example for Device Junction Temperature Estimation

[Table](#page-184-1) 9-2 lists all the typical values required to estimate the junction temperature of the device. The efficiency values are from the measurements done on the evaluation module (EVM) for the TPS65313-Q1 device (TPS65313-EVM).

REGULATOR	INPUT VOLTAGE	OUTPUT VOLTAGE	LOAD CURRENT(1)	EFFICIENCY AT SPECIFIED LOAD CURRENT ⁽²⁾	INDUCTOR DCR
BUCK ₁	12V	3.3V	1 A	83%	0.018Ω
BUCK ₂	3.3V	1.8V	1 A	88%	0.035Ω
BOOST	3.3V	5 V	0.3A	93%	0.052Ω

Table 9-2. Parameters for Junction Temperature Estimation

(1) The load current on the BUCK1 regulator is the stand-alone load current which does not include the BUCK1 current because of the BUCK2 regulator and BOOST converter.

(2) For $V_{\text{BUCK2}} = 1.2$ V, efficiency at 1 A = 83%. For $V_{\text{BUCK2}} = 2.3$ V, efficiency at 1 A = 90%

Based on the power dissipation equations, the results are as follows:

- The total load current on the BUCK1 regulator including the BUCK2 regulator and BOOST convert is approximately 2 A.
- The internal power dissipation of the device because of the BUCK1 regulator is approximately 1.28 W.
- The internal power dissipation of the device because of the BUCK2 regulator is approximately 0.21 W.
- The internal power dissipation of the device because of the BOOST converter is approximately 0.1 W.
- The total internal power dissipation of the device is approximately 1.59 W.

For this TI thermal simulation example, the ambient temperature is assumed to be the PCB temperature measured on the PCB, 1-mm away from the device. Also no additional heat sink was used and the device is assumed to be fully soldered to the thermal pad with thermal vias on the PCB. For this condition, the junction-to-board characterization parameter (ψ_{JB}) is the appropriate thermal resistance parameter to be used to estimate the device junction temperature. Unlike JEDEC standard simulation, this simulation does not assume uniform power distribution across the device when estimating the thermal resistance. But, hot spot-based simulation was done to estimate the thermal resistance.

[Table](#page-184-2) 9-3 lists the specifications and thermal results for the standard and custom PCBs.

Copyright © 2019–2020, Texas Instruments Incorporated *Applications, Implementation, and Layout*

Table 9-3. PCB Specifications and Thermal Results (continued)

These calculations are only for the purpose of initial estimation and users must validate the thermal performance on their board to make sure that the junction temperature of the device is kept lower than 150°C. If the junction temperature of the device is greater than 150°C, special thermal management is required.

9.2.3 Application Curves

These parameters are not tested and represent typical performance only. Unless otherwise stated, the following conditions apply: V_{IN} = 13 V, T_A = 25°C, Spread Spectrum Modulation (SSM) Disabled, external components mentioned in [Section](#page-176-0) 9.2.

Submit [Documentation](http://www.ti.com/feedbackform/techdocfeedback?litnum=SLDS222B&partnum=TPS65313-Q1) Feedback Product Folder Links: *[TPS65313-Q1](http://www.ti.com/product/tps65313-q1?qgpn=tps65313-q1)*

Applications, *Implementation, and Layout* Copyright © 2019–2020, Texas Instruments Incorporated

Texas **INSTRUMENTS**

 V_{OUT} DC (0.5 V/div) V_{OUT} DC (0.5 V/div). V_{OUT} AC (50 mV/div). V_{OUT} AC (50 mV/div) PH2 (2 V/div) PH2 (2 V/div) WITHOUT ANTIFICIAL I_{OUT} (1 A/div) I_{OUT} (1 A/div) Time scale = $5 \mu s$ /div Time scale = $5 \mu s$ /div $V_{OUT} (V_{BUCK2}) = 1.8 V$ $T_R = T_F = 1 \text{ }\mu\text{s}$ $V_{\text{OUT}} (V_{\text{BUCK2}}) = 2.3 \text{ V}$ $T_R = T_F = 1 \text{ }\mu\text{s}$ $V_{BUCH} = 3.3 \text{ V}$ $I_{OUT} = 0 \text{ A to 1 A}$ $V_{BUCH} = 3.3 \text{ V}$ $I_{OUT} = 0 \text{ A to 1 A}$ **Figure 9-24. BUCK2 Load Transient Figure 9-25. BUCK2 Load Transient** V_{OUT} DC (0.5 V/div). V_{OUT} DC (0.5 V/div) $V_{OUT} AC (50 mV/div)$ V_{OUT} AC (50 mV/div) PH2 (2 V/div) PH2 (2 V/div) <u>MMMM</u> I_{OUT} (1 A/div) I_{OUT} (1 A/div) Time scale = $5 \mu s$ /div Time scale = $5 \mu s$ /div $V_{OUT} (V_{BUCK2}) = 1.2 V$ $T_R = T_F = 1 \text{ }\mu\text{s}$ $V_{OUT} (V_{BUCK2}) = 1.8 V$ $T_R = T_F = 1 \text{ }\mu\text{s}$ $V_{BUCH} = 3.6 \text{ V}$ $I_{OUT} = 0 \text{ A to 1 A}$ $V_{BUCH} = 3.6 \text{ V}$ $I_{OUT} = 0 \text{ A to 1 A}$ **Figure 9-26. BUCK2 Load Transient Figure 9-27. BUCK2 Load Transient** $V_{OUT} DC$ (1 V/div) $V_{OUT} DC (0.5 V/div)$ $V_{OUT} AC (50 mV/div)$ $V_{OUT} AC (50 mV/div)$ PH2 (2 V/div) PH3 (5 V/div) I_{OUT} (0.2 A/div) I_{OUT} (1 A/div) Time scale = $5 \mu s$ /div Time scale = $200 \mu s$ /div $V_{\text{OUT}} (V_{\text{BUCK2}}) = 2.3 \text{ V}$ $T_R = T_F = 1 \text{ }\mu\text{s}$ $V_{\text{OUT}} (V_{\text{BOOST}}) = 5 V$ $T_R = T_F = 1 \text{ }\mu\text{s}$ $V_{BUCH} = 3.6 \text{ V}$ $I_{OUT} = 0 \text{ A to 1 A}$ $V_{\text{BUCH}} = 3.3 \text{ V}$ $I_{\text{OUT}} = 0 \text{ A to } 0.6 \text{ A}$ **Figure 9-28. BUCK2 Load Transient Figure 9-29. BOOST Load Transient**

Texas **NSTRUMENTS**

[TPS65313-Q1](http://www.ti.com/product/tps65313-q1?qgpn=tps65313-q1) SLDS222B –OCTOBER 2019–REVISED MARCH 2020 **www.ti.com**

NSTRUMENTS

EXAS

9.2.4 Layout

9.2.4.1 Layout Guidelines

Layout is a very important part of good power-supply design. Several signal paths conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. [Figure](#page-194-0) 9-47 shows the PCB layout example. Obtaining acceptable performance with alternate PCB layouts may be possible.

In [Figure](#page-194-0) 9-47, layout was optimized with the guidelines that follow:

- Provide a low-inductance, low-impedance supply and ground path which are critical. Route the input supply line (VIN plane) with a wide trace to minimize the trace impedance.
- Place the VIN input filter capacitors (C5, C6, and C19) very close to the device. Place the high frequency capacitor (C19) as close to the device pin as possible. A large PGND plane minimizes the parasitics of the input capacitor ground connection. A solid PGND ground plane on the second layer further minimizes the PGND plane impedance.
- Place the AVIN pin filter capacitor (C1) very close to the pin with a short connection to the AGND pin.
- Place the BUCK1 output capacitors (C8 and C9) close to the input capacitors and device PGND pin. Connect these capacitors with a large ground plane through multiple vias to reduce the switching loop impedance.
- Route the PH1 signal in an inner layer to minimize the emission from the switching plane. Use multiple vias to minimize the impedance of the PH1 power path.
- Route the BUCK2 input supply line (VSUP2) with a wide trace to minimize the trace impedance.
- Place the VSUP2 input filter capacitors (C10 and C20) very close to the device. Place the high frequency capacitor (C20) as close to the device pin as possible. A large PGND plane minimizes the parasitics of the input capacitor ground connection.
- Place the BUCK2 output capacitors (C12 and C13) close to the input capacitors and device PGND pin. Connect these capacitors with a large ground plane through multiple vias to decrease the switching loop impedance.
- Route the PH2 signal in an inner layer to minimize the emission from the switching plane. Use multiple vias to minimize the impedance of the PH2 power path.
- Route the BOOST supply line with a wide trace to minimize the trace impedance.
- Place the BOOST input capacitors (C14 and C21) and output capacitors (C6 and C17) very close to each other with short ground connections to minimize loop impedance.
- Route the PGND3 connection with a wide trace and multiple vias to minimize the impedance between the ground of the BOOST input and BOOST output capacitors and the device PGND3 pin.
- Route the PH3 signal with minimal loop area to minimize the emission from the switching plane. Use a wide trace to minimize the impedance for the PH3 power path.
- Place the VREG pin capacitor (C4) as close as possible to the VREG pin. Connect the ground pad of the capacitor to a solid ground plane to minimize the loop impedance.
- Connect all PBKGx, AGND,DGND, and PGNDx pins together at the device thermal pad to make a star connection below the device thermal pad.
- Connect the device thermal pad to the solid ground plane through multiple thermal vias to improve the thermal conductivity.
- Place the BOOT1, BOOT2, and BOOT3 capacitors on the bottom layer with two vias on each pin to minimize the parasitic impedance in the BOOTx path.
- Route the VSENSEx signals away from the switching node with minimum interaction with any noise sources associated with the switching components.

9.2.4.2 Layout Example

Figure 9-47. Layout Example

9.2.4.3 Considerations for Board-Level Reliability (BLR)

The TPS65313-Q1 device is packaged in a 40-pin, punch singulated VQFN package with a higher coefficient of thermal expansion (CTE) mold compound to provide less CTE mismatch with the PCB, resulting in improved board level reliability (BLR) and thermal performance. PCB thickness, copper layer count, copper layer thickness, and area density are significant factors in solder joint reliability.

To achieve good performance, follow these precautions:

- Solder joints must have sufficient thickness for better solder joint reliability. TI recommends having at least 50 µm of thickness for the finished solder joint of this device.
- Avoid conformal coating under the device to avoid excessive solder joint stress caused by the expansion and contraction of these material across temperature and aging.
- Avoid use of solder-mask-defined (SMD) land pad designs. Always use non-solder-mask-defined (NSMD) land pad designs for leadless packages.
- Bonding the PCB to the aluminium housing or back planes to act as a heat sink to the device can cause significant stress on the solder joint because of the CTE mismatch between the heat sink and the device mold compound.
- Avoid bonding heat sinks to top of QFN packages. The load imposed by the heat sink can have a negative effect on the creep performance of the solder joints. If heat sink cannot be avoided because of thermal reasons, a non-hardening, special thermal gel should be used to minimize the CTE mismatch between the device and the heat sink.
- PCB housing or connectors can cause stress on the device solder joints and solder joints of large package-size components (such as input capacitors, output capacitors, and inductors).Therefore, effects of housing and connectors on the PCB should be reduced.
- Temperature cycling test profiles with very a fast temperature ramp rate (for example, greater than 20°C/minute to 25°C/minute) leads to early solder joints failures and are not realistic or useful for acceleration-factor-based life calculations of solder joints. A temperature ramp rate of approximately 10°C/minute to 15°C/minute is more realistic. For more information, refer to the IPC-SM-785 guidelines.

NOTE

Users should evaluate their application conditions and make sure that the device meets their BLR requirements.

9.3 Power Supply Coupling and Bulk Capacitors

The device is designed to operate from an input voltage supply range from 4 V to 36 V. This input supply must be well regulated. If the supply voltage in the application is likely to reach negative voltage (for example, reverse battery in automotive applications), a forward diode must be placed between the power supply and VIN pins. The BUCK1 output voltage is the recommended input supply for the BUCK2 regulator and BOOST converter. Select the input filter capacitors based on the recommendation in [Section](#page-176-0) 9.2.

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *TPS65313Q1E1 EVM User's Guide*
- Texas Instruments, *TPS65313-Q1 Functional Safety Manual*
- Texas Instruments, *TPS65313-Q1 EMC Evaluation Report*

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E™ [support](http://e2e.ti.com) forums are an engineer's go-to source for fast, verified answers and design help straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of Use.

10.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI [Glossary](http://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

TEXAS
INSTRUMENTS

www.ti.com 9-Apr-2020

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

PACKAGE OUTLINE

RWG0040A VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RWG0040A VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RWG0040A VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html\)](http://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](http://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated