## Onsemi

### 2 MHz Non-Synchronous **SEPIC/Boost Controller**

## NCV898031

The NCV898031 is an adjustable output non-synchronous 2 MHz SEPIC/boost controller which drives an external N-channel MOSFET. The device uses peak current mode control with internal slope compensation. The IC incorporates an internal regulator that supplies charge to the gate driver.

Protection features include internally-set soft-start, undervoltage lockout, cycle-by-cycle current limiting and thermal shutdown.

Additional features include low quiescent current sleep mode and microprocessor compatible enable pin.

#### Features

- Peak Current Mode Control with Internal Slope Compensation
- $1.2 \text{ V} \pm 2\%$  Reference Voltage
- 2 MHz Fixed Frequency Operation
- Wide Input Voltage Range of 3.2 V to 40 V, 45 V Load Dump
- Input Undervoltage Lockout (UVLO)
- Internal Soft-Start
- Low Quiescent Current in Sleep Mode (< 10 μA Typical)
- Cycle-by-Cycle Current Limit Protection
- Hiccup–Mode Overcurrent Protection (OCP)
- Hiccup-Mode Short-Circuit Protection (SCP)
- Thermal Shutdown (TSD)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This is a Pb-Free Device

#### **Typical Applications**


- Small Form Factor Point-of-Load Power Regulation
- Headlamps
- Backlighting




**D SUFFIX CASE 751** 

#### MARKINGDIAGRAM







= Wafer Lot

= Year

L


Υ

W

= Work Week

= Pb-Free Package

#### **PIN CONNECTIONS**





#### **ORDERING INFORMATION**

| Device         | Package             | Shipping <sup>†</sup> |
|----------------|---------------------|-----------------------|
| NCV898031D1R2G | SOIC-8<br>(Pb-Free) | 2500 / Tape &<br>Reel |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

1





| PACKAGE | PIN | DESCRIPTIONS |
|---------|-----|--------------|
| IAUNAGE |     |              |

| Pin No. | Pin<br>Symbol | Function   |
|---------|---------------|--|
| 1       | EN            | Enable input. The part is disabled into sleep mode when this pin is brought low for longer than the enable time-out period.  |
| 2       | ISNS          | Current sense input. Connect this pin to the source of the external N–MOSFET, through a current–sense resistor to ground to sense the switching current for regulation and current limiting. |
| 3       | GND           | Ground reference.  |
| 4       | GDRV          | Gate driver output. Connect to gate of the external N–MOSFET. A series resistance can be added from GDRV to the gate to tailor EMC performance.  |
| 5       | VDRV          | Driving voltage. Internally-regulated supply for driving the external N-MOSFET, sourced from VIN. Bypass with a 1.0 $\mu F$ ceramic capacitor to ground.                                     |
| 6       | VIN           | Input voltage. If bootstrapping operation is desired, connect a diode from the input supply to VIN, in addi-<br>tion to a diode from the output voltage to VDRV and/or VIN.                  |
| 7       | VC            | Output of the voltage error amplifier. An external compensator network from VC to GND is used to stabilize the converter.  |
| 8       | VFB           | Output voltage feedback. A resistor from the output voltage to VFB with another resistor from VFB to GND creates a voltage divider for regulation and programming of the output voltage.     |

#### ABSOLUTE MAXIMUM RATINGS (Voltages are with respect to GND, unless otherwise indicated)

| Rating   | Value       | Unit |
|--|-------------|------|
| Dc Supply Voltage (VIN)  | –0.3 to 40  | V    |
| Peak Transient Voltage (Load Dump on VIN)                              | 45          | V    |
| Dc Supply Voltage (VDRV, GDRV)   | 12          | V    |
| Peak Transient Voltage (VFB)   | -0.3 to 6   | V    |
| Dc Voltage (VC, VFB, ISNS)   | -0.3 to 3.6 | V    |
| Dc Voltage (EN)  | –0.3 to 6   | V    |
| Dc Voltage Stress (VIN – VDRV)*  | –0.7 to 40  | V    |
| Operating Junction Temperature   | -40 to 150  | °C   |
| Storage Temperature Range  | -65 to 150  | °C   |
| Peak Reflow Soldering Temperature: Pb-Free, 60 to 150 seconds at 217°C | 265 peak    | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. \*An external diode from the input to the VIN pin is required if bootstrapping VDRV and VIN off of the output voltage.

#### PACKAGE CAPABILITIES

| Chara                      | acteristic                                    | Value        | Unit    |
|----------------------------|---|--------------|---------|
| ESD Capability (All Pins)  | Human Body Model<br>Machine Model             | ≥2.0<br>≥200 | kV<br>V |
| Moisture Sensitivity Level |   | 1            |         |
| Package Thermal Resistance | Junction–to–Ambient, $R_{\theta JA}$ (Note 1) | 100          | °C/W    |

1. Value based on copper are of 650 mm<sup>2</sup> (or 1 in<sup>2</sup>) of 1 oz copper thickness and FR4 PCB substrate.

**ELECTRICAL CHARACTERISTICS** ( $-40^{\circ}C < T_J < 150^{\circ}C$ , 3.2 V < V<sub>IN</sub> < 40 V, unless otherwise specified) Min/Max values are guaranteed by test, design or statistical correlation.


| Characteristic                                 | Symbol                | Conditions  | Min   | Тур   | Max   | Unit  |
|--|-----------------------|---|-------|-------|-------|-------|
| GENERAL  | •                     | •   |       |       |       |       |
| Quiescent Current, Sleep Mode                  | I <sub>q,sleep</sub>  | $V_{IN}$ = 13.2 V, EN = 0, T <sub>J</sub> = 25°C  | -     | 2.0   | -     | μΑ    |
| Quiescent Current, Sleep Mode                  | I <sub>q,sleep</sub>  | $V_{IN}$ = 13.2 V, EN = 0, -40°C < T <sub>J</sub> < 125°C   | -     | 2.0   | 6.0   | μA    |
| Quiescent Current, No switching                | I <sub>q,off</sub>    | Into VIN pin, EN = 1, No switching  | -     | 1.5   | 2.5   | mA    |
| Quiescent Current, Switching, normal operation | I <sub>q,on</sub>     | Into VIN pin, EN = 1, Switching   | -     | 7.5   | 10    | mA    |
| OSCILLATOR                                     |                       |   |       |       |       |       |
| Minimum pulse width                            | t <sub>on,min</sub>   |   | 30    | 65    | 90    | ns    |
| Maximum duty cycle                             | D <sub>max</sub>      |   | 85    | 88    | 90    | %     |
| Switching frequency                            | f <sub>s</sub>        |   | 1.8   | 2.0   | 2.2   | MHz   |
| Soft-start time                                | t <sub>ss</sub>       | From start of switching with V <sub>FB</sub> = 0 until<br>reference voltage = V <sub>REF</sub>                                      | 520   | 650   | 780   | μs    |
| Soft-start delay                               | t <sub>ss,dly</sub>   | From EN $\rightarrow$ 1 until start of switching with V <sub>FB</sub> = 0 with V <sub>C</sub> pin compensation network disconnected | 80    | 100   | 280   | μs    |
| Slope compensating ramp                        | Sa                    |   | 52    | 68    | 80    | mV/μs |
| ENABLE   |                       | •   | •     |       |       |       |
| EN pull-down current                           | I <sub>EN</sub>       | V <sub>EN</sub> = 5 V   | -     | 5.0   | 10    | μΑ    |
| EN input high voltage                          | V <sub>s,ih</sub>     | V <sub>IN</sub> > V <sub>UVLO</sub>   | 2.0   | -     | 5.0   | V     |
| EN input low voltage                           | V <sub>s,il</sub>     |   | 0     | -     | 800   | mV    |
| EN time-out ratio                              | %t <sub>en</sub>      | From EN falling edge, to oscillator control<br>(EN high) or shutdown (EN low), Percent of<br>typical switching frequency            | -     | 250   | 350   | %     |
| CURRENT SENSE AMPLIFIER                        | 1                     | •   |       |       |       |       |
| Low-frequency gain                             | A <sub>csa</sub>      | Input-to-output gain at dc, ISNS $\leq$ 1 V   | 0.9   | 1.0   | 1.1   | V/V   |
| Bandwidth                                      | BW <sub>csa</sub>     | Gain of A <sub>csa</sub> – 3 dB   | 2.5   | -     | -     | MHz   |
| ISNS input bias current                        | I <sub>sns,bias</sub> | Out of ISNS pin   | -     | 30    | 50    | μΑ    |
| Current limit threshold voltage                | V <sub>cl</sub>       | Voltage on ISNS pin   | 360   | 400   | 440   | mV    |
| Current limit,<br>Response time                | t <sub>cl</sub>       | CL tripped until GDRV falling edge,<br>V <sub>ISNS</sub> = V <sub>cl</sub> (typ) + 60 mV  | -     | 80    | 125   | ns    |
| Overcurrent protection,<br>Threshold voltage   | %V <sub>ocp</sub>     | Percent of V <sub>cl</sub>  | 125   | 150   | 175   | %     |
| Overcurrent protection,<br>Response Time       | t <sub>ocp</sub>      | From overcurrent event, Until switching stops, $V_{ISNS} = V_{OCP} + 40 \text{ mV}$   | -     | 80    | 125   | ns    |
| VOLTAGE ERROR OPERATIONA                       | L TRANSCONE           | DUCTANCE AMPLIFIER  |       |       |       |       |
| Transconductance                               | g <sub>m,vea</sub>    | $V_{FB} - V_{ref} = \pm 20 \text{ mV}$  | 0.8   | 1.2   | 1.63  | mS    |
| VEA output resistance                          | R <sub>o,vea</sub>    |   | 2.0   | -     | -     | MΩ    |
| VFB input bias current                         | I <sub>vfb,bias</sub> | Current out of VFB pin  | -     | 0.5   | 2.0   | μA    |
| Reference voltage                              | V <sub>ref</sub>      |   | 1.176 | 1.200 | 1.224 | V     |
| VEA maximum output voltage                     | V <sub>c,max</sub>    |   | 2.5   | -     | -     | V     |
| VEA minimum output voltage                     | V <sub>c,min</sub>    |   | -     | -     | 0.3   | V     |
| VEA sourcing current                           | I <sub>src,vea</sub>  | VEA output current, Vc = 2.0 V  | 80    | 100   | -     | μΑ    |
| VEA sinking current                            | I <sub>snk,vea</sub>  | VEA output current, Vc = 0.7 V  | 80    | 100   | -     | μA    |

**ELECTRICAL CHARACTERISTICS** ( $-40^{\circ}C < T_J < 150^{\circ}C$ ,  $3.2 V < V_{IN} < 40 V$ , unless otherwise specified) Min/Max values are guaranteed by test, design or statistical correlation.


| Characteristic                              | Symbol                | Conditions  | Min  | Тур  | Max  | Unit |
|---|-----------------------|---|------|------|------|------|
| GATE DRIVER                                 |                       |   |      |      |      |      |
| Sourcing current                            | I <sub>src</sub>      | $V_{DRV} \ge 6 \text{ V},  V_{DRV} - V_{GDRV} = 2 \text{ V}$        | 600  | 800  | -    | mA   |
| Sinking current                             | I <sub>sink</sub>     | $V_{GDRV} \ge 2 V$  | 500  | 600  | -    | mA   |
| Driving voltage dropout                     | V <sub>drv,do</sub>   | $V_{IN} - V_{DRV}$ , $Iv_{DRV} = 25 \text{ mA}$                     | -    | 0.3  | 0.6  | V    |
| Driving voltage source current              | I <sub>drv</sub>      | $V_{IN} - V_{DRV} = 1 V$  | 35   | 45   | -    | mA   |
| Backdrive diode voltage drop                | V <sub>d,bd</sub>     | $V_{DRV} - V_{IN}$ , $I_{d,bd} = 5 \text{ mA}$                      | -    | -    | 0.7  | V    |
| Driving voltage                             | V <sub>DRV</sub>      | I <sub>VDRV</sub> = 0.1 – 25 mA                                     | 6.0  | 6.3  | 6.6  | V    |
| Pull-down resistance                        | R <sub>pd</sub>       |   | -    | 15   | -    | kΩ   |
| UVLO  |                       |   |      |      |      |      |
| Undervoltage lock-out,<br>Threshold voltage | V <sub>uvlo</sub>     | V <sub>IN</sub> falling   | 2.95 | 3.05 | 3.15 | V    |
| Undervoltage lock–out,<br>Hysteresis        | V <sub>uvlo,hys</sub> | V <sub>IN</sub> rising  | 50   | 150  | 250  | mV   |
| SHORT CIRCUIT PROTECTION                    |                       | •   |      | 1    |      |      |
| Startup blanking period                     | %t <sub>scp,dly</sub> | From start of soft-start, Percent of $t_{ss}$                       | 100  | 120  | 150  | %    |
| Hiccup-mode period                          | %t <sub>hcp,dly</sub> | From shutdown to start of soft-start,<br>Percent of t <sub>ss</sub> | 70   | 85   | 100  | %    |
| Short circuit threshold voltage             | %V <sub>scp</sub>     | $V_{FB}$ as percent of $V_{ref}$                                    | 50   | 57   | 65   | %    |
| Short circuit delay                         | t <sub>scp</sub>      | From $V_{FB} < V_{scp}$ to stop switching                           | -    | 35   | 100  | ns   |
| THERMAL SHUTDOWN                            | -                     | •   |      | -    |      |      |
| Thermal shutdown threshold                  | T <sub>sd</sub>       | T <sub>J</sub> rising   | 160  | 170  | 180  | °C   |
| Thermal shutdown hysteresis                 | T <sub>sd,hys</sub>   | T <sub>J</sub> falling  | 10   | 15   | 20   | °C   |
| Thermal shutdown delay                      | t <sub>sd,dly</sub>   | From $T_J > T_{sd}$ to stop switching                               | -    | _    | 100  | ns   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **TYPICAL PERFORMANCE CHARACTERISTICS**



#### **TYPICAL PERFORMANCE CHARACTERISTICS**



Temperature

#### **APPLICATION INFORMATION**

#### **Current Mode Control**

The NCV898031 incorporates a current mode control scheme, in which the PWM ramp signal is derived from the power switch current. This ramp signal is compared to the output of the error amplifier to control the on-time of the power switch. The oscillator is used as a fixed-frequency clock to ensure a constant operational frequency. The resulting control scheme features several advantages over conventional voltage mode control. First, derived directly from the inductor, the ramp signal responds immediately to line voltage changes. This eliminates the delay caused by the output filter and the error amplifier, which is commonly found in voltage mode controllers. The second benefit comes from inherent pulse-by-pulse current limiting by merely clamping the peak switching current. Finally, since current mode commands an output current rather than voltage, the filter offers only a single pole to the feedback loop. This allows for a simpler compensation.

The NCV898031 also includes a slope compensation scheme in which a fixed ramp generated by the oscillator is added to the current ramp. A proper slope rate is provided to improve circuit stability without sacrificing the advantages of current mode control.

#### **Current Limit**

The NCV898031 features two current limit protections, peak current mode and over current latch off. When the current sense amplifier detects a voltage above the peak current limit between ISNS and GND after the current limit leading edge blanking time, the peak current limit causes the power switch to turn off for the remainder of the cycle. Set the current limit with a resistor from ISNS to GND, with R =  $V_{CL}/I_{limit}$ .

If the voltage across the current sense resistor exceeds the over current threshold voltage, the device enters over current hiccup mode. The device will remain off for the hiccup time and then go through the soft–start procedure.

#### **Short Circuit Protection**

If the short circuit enable bit is set (SCE = Y), the device will attempt to protect the power MOSFET from damage. When the output voltage falls below the short circuit trip voltage, after the initial short circuit blanking time, the device enters short circuit latch–off. The device will remain off for the hiccup time and then go through the soft–start.

#### Enable

The Enable pin has two modes. When a DC logic high (CMOS/TTL compatible) voltage is applied to this pin, the

NCV898031 operates at the programmed frequency. When a DC logic low voltage is applied, the NCV898031 enters a low quiescent current sleep mode. The NCV898031 requires 2 clock cycles after the falling edge of the Enable signal to stop switching.

As VIN ramps up from 0 V, and EN/SYNC is low (0 V), all die internal voltage rails are normally 0 V. If VIN of sufficient amplitude and a high slew rate is applied, these internal voltage rails may elevate momentarily due to die parasitic coupling. Elevation of the rails can inadvertently cause an internal power–on reset (POR) circuit and some internal logic to momentarily activate. With EN/SYNC is held low during VIN ramp, the internal voltage rails and the POR circuit will decay down to 0 V. If EN/SYNC asserts high before decay of the POR circuit, the logic could become stuck in an invalid state (no switching). To avoid the possibility for such a power up issue, the EN/SYNC signal should be applied a minimum of 500 µs after application of voltage on VIN.

If the VIN pin voltage falls below  $V_{UVLO}$  when EN pin is at logic-high, the IC may not power up when VIN returns back above the UVLO. To resume a normal operating state, the EN pin must be cycled with a single logic-low to logic-high transition.

#### UVLO

Input Undervoltage Lockout (UVLO) is provided to ensure that unexpected behavior does not occur when VIN is too low to support the internal rails and power the controller. The IC will start up when enabled and VIN surpasses the UVLO threshold plus the UVLO hysteresis and will shut down when VIN drops below the UVLO threshold or the part is disabled.

To avoid any lock state under UVLO conditions, the EN pin should be in logic-low state. For further details, please refer to Enable paragraph.

#### Internal Soft-Start

To insure moderate inrush current and reduce output overshoot, the NCV898031 features a soft start which charges a capacitor with a fixed current to ramp up the reference voltage.

#### VDRV

An internal regulator provides the drive voltage for the gate driver. Bypass with a ceramic capacitor to ground to ensure fast turn on times. The capacitor should be between 0.1  $\mu$ F and 1  $\mu$ F, depending on switching speed and charge requirements of the external MOSFET.

#### SEPIC TOPOLOGY APPLICATION INFORMATION




Figure 10. SEPIC Current Mode Schematic

#### SEPIC Design Methodology

This section details an overview of the component selection process for the NCV898031 in continuous conduction mode SEPIC. It is intended to assist with the design process but does not remove all engineering design work. Many of the equations make heavy use of the small ripple approximation. This process entails the following steps:

- 1. Define Operational Parameters
- 2. Select Current Sense Resistor
- 3. Select SEPIC Inductors
- 4. Select Coupling Capacitor
- 5. Select Output Capacitors
- 6. Select Input Capacitors
- 7. Select Feedback Resistors
- 8. Select Compensator Components
- 9. Select MOSFET(s)
- 10. Select Diode

#### 1. Define Operational Parameters

Before beginning the design, define the operating parameters of the application. These include:

V<sub>IN(min)</sub>: minimum input voltage [V] V<sub>IN(max)</sub>: maximum input voltage [V] V<sub>OUT</sub>: output voltage [V] I<sub>OUT(max)</sub>: maximum output current [A]

I<sub>CL</sub>: desired typical cycle-by-cycle current limit [A]

From this the ideal minimum and maximum duty cycles can be calculated as follows:

$$D_{min} = \frac{V_{OUT}}{V_{IN(max)} + V_{OUT}}$$
$$D_{max} = \frac{V_{OUT}}{V_{IN(min)} + V_{OUT}}$$

Both duty cycles will actually be higher due to power loss in the conversion. The exact duty cycles will depend on conduction and switching losses.

If the calculated  $D_{WC}$  (worst case) is higher than the  $D_{max}$  limit of the NCV898031, the conversion will not be possible. It is important for a SEPIC converter to have a restricted  $D_{max}$ , because while the ideal conversion ratio of a SEPIC converter goes up to infinity as D approaches 1, a real converter's conversion ratio starts to decrease as losses overtake the increased power transfer. If the converter is in this range it will not be able to regulate properly.

If the following equation is not satisfied, the device will skip pulses at high  $V_{IN}$ :

$$\frac{\mathsf{D}_{\min}}{f_{\mathsf{S}}} \ge \mathsf{t}_{\mathsf{on}(\min)}$$

Where: f<sub>s</sub>: switching frequency [Hz] t<sub>on(min)</sub>: minimum on time [s]

#### 2. Select Current Sense Resistor

Current sensing for peak current mode control and current limit relies on the MOSFET current signal, which is measured with a ground referenced amplifier. Note that the  $I_{CL}$  equals the sum of the currents from both inductors. The easiest method of generating this signal is to use a current sense resistor from the source of the MOSFET to device ground. The sense resistor should be selected as follows:

$$R_{S} = \frac{V_{CL}}{I_{CI}}$$

Where:  $R_S$ : sense resistor [ $\Omega$ ]

V<sub>CL</sub>: current limit threshold voltage [V] I<sub>CL</sub>: desire current limit [A]

#### 3. Select SEPIC Inductors

The output inductor controls the current ripple that occurs over a switching period. A high current ripple will result in excessive power loss and ripple current requirements. A low current ripple will result in a poor control signal and a slow current slew rate in case of load steps. A good starting point for peak to peak ripple is around 20–40% of the inductor current at the maximum load at the worst case  $V_{IN}$ , but operation should be verified empirically. The worst case  $V_{IN}$ is the minimum input voltage. After choosing a peak current ripple value, calculate the inductor value as follows:

$$\mathsf{L} = \frac{\mathsf{V}_{\mathsf{IN}(\mathsf{WC})} \, \mathsf{D}_{\mathsf{WC}}}{\Delta \mathsf{I}_{\mathsf{L},\mathsf{max}} f_{\mathsf{s}}}$$

Where:  $V_{IN(WC)}$ :  $V_{IN}$  value as close as possible to half of  $V_{OUT}$  [V]

D<sub>WC</sub>: duty cycle at V<sub>IN(WC)</sub>

 $\Delta I_{L,max}$ : maximum peak to peak ripple [A]

The maximum average inductor current can be calculated as follows:

$$I_{L,AVG} = \frac{V_{OUT} I_{OUT(max)}}{V_{IN(min)} \eta}$$

The Peak Inductor current can be calculated as follows:

$$I_{L1,peak} = I_{L1,avg} + \frac{\Delta I_{L1}}{2}$$
$$I_{L2,peak} = I_{OUT(max)} + \frac{\Delta I_{L2}}{2}$$

Where (if L1 = L2):  $\Delta I_{L1} = \Delta I_{L2}$ 

#### 4. Select Coupling Capacitor

Coupling capacitor RMS current is significant. A low ESR ceramic capacitor is required as a coupling capacitor. Selecting a capacitor value too low will result in high capacitor ripple voltage which will distort ripple current and diminish input line regulation capability. Budgeting 2-5% coupling capacitor ripple voltage is a reasonable guideline.

$$\Delta V_{\text{coupling}} = \frac{I_{\text{out}} D_{\text{WC}}}{C_{\text{coupling}} f_{\text{s}}}$$

Current mode control helps resolve some of the resonant frequencies that create issues in voltage mode SEPIC converter designs, but some resonance issues may occur. A resonant frequency exists at

$$f_{\text{resonance}} = \frac{1}{2\pi \sqrt{(L1 + L2)C_{\text{coupling}}}}$$

It may become necessary to place an RC damping network in parallel with the coupling capacitor if the resonance is within ~1 decade of the closed-loop crossover frequency. The capacitance of the damping capacitor should be ~5 times that of the coupling capacitor. The optimal damping resistance (including the ESR of the damping capacitor) is calculated as

$$R_{damping} = \sqrt{\frac{L1 + L2}{C_{coupling}}}$$

#### 5. Select Output Capacitors

The output capacitors smooth the output voltage and reduce the overshoot and undershoot associated with line transients. The steady state output ripple associated with the output capacitors can be calculated as follows:

$$\frac{I_{OUT(max)}D_{WC}}{C_{OUT}f_{s}} + \left(\frac{I_{OUT(max)}}{1 - D_{WC}} + \frac{D_{WC}V_{IN(min)}}{2f_{s}L_{2}}\right)R_{esr}$$

The capacitors need to survive an RMS ripple current as follows:

$$I_{\text{Cout}(\text{RMS})} = \sqrt{I_{\text{OUT}(\text{max})}^2 D_{\text{WC}} + \left(I_a^2 + \frac{I_r^2}{3} - I_a I_r\right) D'_{\text{WC}}}$$

where

$$I_{a} = I_{L1\_peak} + I_{L2\_peak} - I_{out}$$
$$I_{r} = \Delta I_{L1} + \Delta I_{L2}$$

The use of parallel ceramic bypass capacitors is strongly encouraged to help with the transient response.

#### 6. Select Input Capacitors

The input capacitor reduces voltage ripple on the input to the module associated with the ac component of the input current.

$$I_{\text{Cin(RMS)}} = \frac{\Delta I_{L1}}{\sqrt{12}}$$

#### 7. Select Feedback Resistors

The feedback resistors form a resistor divider from the output of the converter to ground, with a tap to the feedback pin. During regulation, the divided voltage will equal  $V_{ref}$ . The lower feedback resistor can be chosen, and the upper feedback resistor value is calculated as follows:

$$R_{upper} = R_{lower} \frac{(V_{out} - V_{ref})}{V_{ref}}$$

The total feedback resistance  $(R_{upper} + R_{lower})$  should be in the range of 1 k $\Omega$  – 100 k $\Omega$ .

#### 8. Select Compensator Components

Current Mode control method employed by the NCV898031 allows the use of a simple, Type II compensation to optimize the dynamic response according to system requirements.

#### The maximum RMS Current can be calculated as follows:

$$I_{D(max)} = \sqrt{D_{WC} \left(I_{Q(peak)}^{2} + \frac{\left(\Delta I_{L1} + \Delta I_{L2}\right)^{2}}{3} - I_{Q(peak)} \left(\Delta I_{L1} + \Delta I_{L2}\right)\right)}$$

where

$$I_{Q(peak)} = I_{L1 peak} + I_{L2 peak}$$

The maximum voltage across the MOSFET will be the maximum output voltage, which is the higher of the maximum input voltage and the regulated output voltaged:

$$V_{Q(max)} = V_{OUT(max)} + V_{IN(max)}$$

#### 9. Select MOSFET(s)

In order to ensure the gate drive voltage does not drop out the MOSFET(s) chosen must not violate the following inequality:

$$\mathsf{Q}_{\mathsf{g(total)}} \leq \frac{\mathsf{I}_{\mathsf{drv}}}{f_{\mathsf{S}}}$$

Where: Q<sub>g(total)</sub>: Total Gate Charge of MOSFET(s) [C] I<sub>drv</sub>: Drive voltage current [A] f<sub>s</sub>: Switching Frequency [Hz]

10. Select Diode

The output diode rectifies the output current. The average current through diode will be equal to the output current:

#### $I_{D(avg)} = I_{OUT(max)}$

Additionally, the diode must block voltage equal to the higher of the output voltage and the maximum input voltage:

$$V_{D(max)} = V_{OUT(max)} + V_{IN(max)}$$

The maximum power dissipation in the diode can be calculated as follows:

$$\mathsf{P}_{\mathsf{D}} = \mathsf{V}_{f(\mathsf{max})} \mathsf{I}_{\mathsf{OUT}(\mathsf{max})}$$

Where: P<sub>d</sub>: Power dissipation in the diode [W] V<sub>f(max)</sub>: Maximum forward voltage of the diode [V]

#### **BOOST TOPOLOGY APPLICATION INFORMATION**




Figure 11. Boost Current Mode Schematic

#### **Boost Converter Design Methodology**

This section details an overview of the component selection process for the NCV898031 in continuous conduction mode boost. It is intended to assist with the design process but does not remove all engineering design work. Many of the equations make heavy use of the small ripple approximation. This process entails the following steps:

- 1. Define Operational Parameters
- 2. Select Current Sense Resistor
- 3. Select Output Inductor
- 4. Select Output Capacitors
- 5. Select Input Capacitors
- 6. Select Feedback Resistors
- 7. Select Compensator Components
- 8. Select MOSFET(s)
- 9. Select Diode
- 10. Determine Feedback Loop Compensation Network

#### 1. Define Operational Parameters

Before beginning the design, define the operating parameters of the application. These include:

V<sub>IN(min)</sub>: minimum input voltage [V]

V<sub>IN(max):</sub> maximum input voltage [V]

V<sub>OUT</sub>: output voltage [V]

I<sub>OUT(max)</sub>: maximum output current [A]

I<sub>CL</sub>: desired typical cycle–by–cycle current limit [A]

From this the ideal minimum and maximum duty cycles can be calculated as follows:

$$D_{min} = 1 - \frac{V_{IN(max)}}{V_{OUT}}$$
$$D_{WC} = 1 - \frac{V_{IN(WC)}}{V_{OUT}}$$

Both duty cycles will actually be higher due to power loss in the conversion. The exact duty cycles will depend on conduction and switching losses. If the maximum input voltage is higher than the output voltage, the minimum duty cycle will be negative. This is because a boost converter cannot have an output lower than the input. In situations where the input is higher than the output, the output will follow the input, minus the diode drop of the output diode and the converter will not attempt to switch.

If the calculated  $D_{WC}$  is higher than the  $D_{max}$  limit of the NCV898031, the conversion will not be possible. It is important for a boost converter to have a restricted  $D_{max}$ , because while the ideal conversion ratio of a boost converter goes up to infinity as D approaches 1, a real converter's conversion ratio starts to decrease as losses overtake the increased power transfer. If the converter is in this range it will not be able to regulate properly.

If the following equation is not satisfied, the device will skip pulses at high  $V_{IN}$ :

$$\frac{\mathsf{D}_{\min}}{f_{\mathsf{S}}} \geq \mathsf{t}_{\mathsf{on}(\min)}$$

Where: f<sub>s</sub>: switching frequency [Hz] t<sub>on(min)</sub>: minimum on time [s]

#### 2. Select Current Sense Resistor

Current sensing for peak current mode control and current limit relies on the MOSFET current signal, which is measured with a ground referenced amplifier. The easiest method of generating this signal is to use a current sense resistor from the source of the MOSFET to device ground. The sense resistor should be selected as follows:

$$R_{S} = \frac{V_{CI}}{I_{CL}}$$

Where:  $R_S$ : sense resistor  $[\Omega]$ 

V<sub>CL</sub>: current limit threshold voltage [V] I<sub>CL</sub>: desire current limit [A]

#### 3. Select Output Inductor

The output inductor controls the current ripple that occurs over a switching period. A high current ripple will result in excessive power loss and ripple current requirements. A low current ripple will result in a poor control signal and a slow current slew rate in case of load steps. A good starting point for peak to peak ripple is around 20–40% of the inductor current at the maximum load at the worst case V<sub>IN</sub>, but operation should be verified empirically. The worst case V<sub>IN</sub> is half of V<sub>OUT</sub>, or whatever V<sub>IN</sub> is closest to half of V<sub>IN</sub>. After choosing a peak current ripple value, calculate the inductor value as follows:

$$\mathsf{L} = \frac{\mathsf{V}_{\mathsf{IN}(\mathsf{WC})} \,\mathsf{D}_{\mathsf{WC}}}{\Delta \mathsf{I}_{\mathsf{L},\mathsf{max}} f_{\mathsf{s}} \mathsf{V}_{\mathsf{OUT}}}$$

Where:  $V_{IN(WC)}$ :  $V_{IN}$  value as close as possible to half of  $V_{OUT}$  [V]

D<sub>WC</sub>: duty cycle at V<sub>IN(WC)</sub>

 $\Delta I_{L,max}$ : maximum peak to peak ripple [A]

The maximum average inductor current can be calculated as follows:

$$I_{L,avg} = \frac{V_{OUT}I_{OUT(max)}}{V_{IN(min)}}$$

The Peak Inductor current can be calculated as follows:

$$I_{L,peak} = I_{L,avg} + \frac{V_{IN(min)} D_{WC}}{L f_s V_{OUT}}$$

Where: I<sub>L,peak</sub>: Peak inductor current value [A]

#### 4. Select Output Capacitors

The output capacitors smooth the output voltage and reduce the overshoot and undershoot associated with line transients. The steady state output ripple associated with the output capacitors can be calculated as follows:

$$\begin{split} \mathsf{V}_{\mathsf{OUT}(\mathsf{ripple})} &= \\ & \frac{\mathsf{DI}_{\mathsf{OUT}(\mathsf{max})}}{\mathit{fC}_{\mathsf{OUT}}} + \left(\frac{\mathsf{I}_{\mathsf{OUT}(\mathsf{max})}}{1-\mathsf{D}} + \frac{\mathsf{V}_{\mathsf{IN}(\mathsf{min})}\mathsf{D}}{2\mathit{fL}}\right) \mathsf{R}_{\mathsf{ESR}} \end{split}$$

The capacitors need to survive an RMS ripple current as follows:

$$I_{\text{Cout}(\text{RMS})} = I_{\text{OUT}} \sqrt{\frac{D_{\text{WC}}}{D'_{\text{WC}}} + \frac{D_{\text{WC}}}{12} \left(\frac{D'_{\text{WC}}}{\frac{L}{R_{\text{OUT}} \times T_{\text{SW}}}}\right)^2}$$

The use of parallel ceramic bypass capacitors is strongly encouraged to help with the transient response.

#### 5. Select Input Capacitors

The input capacitor reduces voltage ripple on the input to the module associated with the ac component of the input current.

$$I_{\text{Cin(RMS)}} = \frac{V_{\text{IN(WC)}}^2 D_{\text{WC}}}{Lf_{\text{s}} V_{\text{OUT}} 2\sqrt{3}}$$

#### 6. Select Feedback Resistors

The feedback resistors form a resistor divider from the output of the converter to ground, with a tap to the feedback pin. During regulation, the divided voltage will equal  $V_{ref}$ . The lower feedback resistor can be chosen, and the upper feedback resistor value is calculated as follows:

$$R_{upper} = R_{lower} \frac{(V_{out} - V_{ref})}{V_{ref}}$$

The total feedback resistance ( $R_{upper} + R_{lower}$ ) should be in the range of 1 k $\Omega$  – 100 k $\Omega$ .

#### 7. Select Compensator Components

Current Mode control method employed by the NCV898031 allows the use of a simple, Type II compensation to optimize the dynamic response according to system requirements.

#### 8. Select MOSFET(s)

In order to ensure the gate drive voltage does not drop out the MOSFET(s) chosen must not violate the following inequality:

$$Q_{g(total)} \le \frac{I_{drv}}{f_s}$$

Where: Qg(total): Total Gate Charge of MOSFET(s) [C]

Idrv: Drive voltage current [A]

fs: Switching Frequency [Hz]

The maximum RMS Current can be calculated as follows:

$$I_{Q(max)} = I_{out} \frac{\sqrt{D_{WC}}}{D'_{WC}}$$

The maximum voltage across the MOSFET will be the maximum output voltage, which is the higher of the maximum input voltage and the regulated output voltaged:

$$V_{Q(max)} = V_{OUT(WC)}$$

#### 9. Select Diode

The output diode rectifies the output current. The average current through diode will be equal to the output current:

 $I_{D(avg)} = I_{OUT(max)}$ 

Additionally, the diode must block voltage equal to the higher of the output voltage and the maximum input voltage:

$$V_{D(max)} = V_{OUT(max)}$$

The maximum power dissipation in the diode can be calculated as follows:

 $P_D = V_{f(max)} I_{OUT(max)}$ 

Where: P<sub>d</sub>: Power dissipation in the diode [W]

V<sub>f(max)</sub>: Maximum forward voltage of the diode [V]

10. Determine Feedback Loop Compensation Network

The purpose of a compensation network is to stabilize the dynamic response of the converter. By optimizing the compensation network, stable regulation response is achieved for input line and load transients.

Compensator design involves the placement of poles and zeros in the closed loop transfer function. Losses from the boost inductor, MOSFET, current sensing and boost diode losses also influence the gain and compensation expressions. The OTA has an ESD protection structure ( $R_{ESD} \approx 502 \Omega$ , data not provided in the datasheet) located on the die between the OTA output and the IC package

compensation pin (VC). The information from the OTA PWM feedback control signal ( $V_{CTRL}$ ) may differ from the IC-VC signal if  $R_2$  is of similar order of magnitude as  $R_{ESD}$ . The compensation and gain expressions which follow take influence from the OTA output impedance elements into account.

Type-I compensation is not possible due to the presence of  $R_{ESD}$ . The Figures 12 and 13 compensation networks correspond to a Type-II network in series with  $R_{ESD}$ . The resulting control-output transfer function is an accurate mathematical model of the IC in a boost converter topology. The model does have limitations and a more accurate SPICE model should be considered for a more detailed analysis:

- The attenuating effect of large value ceramic capacitors in parallel with output electrolytic capacitor ESR is not considered in the equations.
- The CCM Boost control-output transfer function includes operating efficiency as a correction factor to improve modeling accuracy under low input voltage and high output current operating conditions where operating losses becomes significant.




Figure 12. NCV898031 Boost Converter OTA and Compensation




Figure 13. NCV898031 Flyback Converter OTA and Compensation

The following equations may be used to select compensation components  $R_2$ ,  $C_1$ ,  $C_2$  for Figures 12 & 13 power supply. Required input design parameters for analysis are:

 $V_d$  = Output diode V<sub>f</sub>(V)

 $V_{IN}$  = Power supply input voltage (V)

 $N = N_s/N_p$  (Flyback transformer turns ratio)

 $R_i$  = Current sense resistor ( $\Omega$ )

 $R_{DS(on)} = \text{MOSFET } R_{DS(on)} (\Omega)$  $(R_{sw_eq} = R_{DS(on)} + R_i \text{ for the boost continuous conduction} mode (CCM) expressions)$ 

 $C_{OUT}$  = Bulk output capacitor value (F)

 $r_{CF}$  = Bulk output capacitor ESR ( $\Omega$ )

 $R_{OUT}$  = Equivalent resistance of output load ( $\Omega$ )

 $P_{out}$  = Output Power (W)

L = Boost inductor value or flyback transformer primary side inductance (H)

 $r_L$  = Boost inductor ESR ( $\Omega$ )

 $T_s = 1/f_s$ , where  $f_s = 2$  MHz clock frequency

 $R_I$  and  $R_{low}$  = Feedback resistor divider values used to set the output voltage ( $\Omega$ )

 $V_{OUT}$  = Device specific output voltage (defined by R<sub>1</sub> and R<sub>low</sub> values) (V)

 $R_0$  = OTA output resistance = 3 M $\Omega$ 

 $S_a = IC$  slope compensation (e.g. 68 mV/µs for NCV898031)

 $g_m$  = OTA transconductance = 1.2 mS

D = Controller duty ratio

D' = 1 – D

Necessary equations for describing the modulator gain  $(V_{ctrl}$ -to- $V_{out}$  gain)  $H_{ctrl\_output}(f)$  are described next. Boost continuous conduction mode (CCM) and discontinuous conduction mode (DCM) transfer function expressions are summarized in Table 1. Flyback CCM and DCM transfer function expressions are summarized in Table 2.

#### Table 1. BOOST CCM AND DCM TRANSFER FUNCTION EXPRESSIONS

|  | ССМ  | DCM   |
|--|--|---|
| Duty Ratio ( <b>D</b> )  | $\frac{\left[2R_{OUT}V_{d}V_{IN} - \left[R_{sw_{eq}} + R_{OUT}\left(\frac{V_{IN}}{V_{OUT}} - 2\right)\right]V_{OUT}^{2} - V_{OUT}\sqrt{R_{OUT}\left(\frac{R_{OUT}V_{IN}^{2} + 2R_{sw_{eq}}V_{IN}V_{OUT}^{-4}V_{d}R_{sw_{eq}}V_{IN}}{-4R_{sw_{eq}}V_{OUT}^{2} - 4r_{L}V_{d}V_{IN}^{-4}r_{L}V_{OUT}^{2}}\right) + R_{sw_{eq}}^{2}V_{OUT}^{2}}\right]}$ $\frac{2R_{OUT}\left(V_{OUT}^{2} + V_{d}V_{IN}\right)}{2R_{OUT}\left(V_{OUT}^{2} + V_{d}V_{IN}\right)}$ | $\sqrt{2\tau_L M(M-1)}$ Where: $\tau_L = \frac{L}{R_{OUT} T_s}$   |
| V <sub>OUT</sub> /V <sub>IN</sub> DC<br>Conversion Ratio<br>( <b>M</b> )     | $\frac{1}{1-D} \left[ 1 - \frac{(1-D)V_d}{V_{OUT}} \right] \left[ \frac{1}{1 + \frac{1}{(1-D)^2 \left( \frac{r_L + DR_{sw\_eq}}{R_{OUT}} \right)}} \right]$  | $\frac{1}{2} \left( 1 + \sqrt{1 + \frac{2D^2}{\tau_L}} \right)$   |
| Inductor On-slope<br>( <b>S</b> <sub>n</sub> ), V/s                          | $\label{eq:constraint} \begin{split} \frac{V_{IN} - I_{Lave} \big(r_L + R_{sw\_eq}\big)}{L} R_i \\ \end{split}$ Where average inductor current: $I_{Lave} = \frac{P_{out}}{V_{IN}\eta}$  | $\frac{V_{IN}}{L}R_{i}$   |
| Compensation<br>Ramp ( <b>m</b> <sub>c</sub> )                               | $1 + \frac{S_a}{S_n}$  | $1 + \frac{S_a}{S_n}$   |
| C <sub>out</sub> ESR Zero<br>(ω <sub>z1</sub> )                              | $\frac{1}{r_{\rm CF}C_{\rm OUT}}$  | $\frac{1}{r_{CF}C_{OUT}}$   |
| Right-Half-Plane<br>Zero (ω <sub>z2</sub> )                                  | $\frac{\left(1-D\right)^{2}}{L} \left(R_{OUT} - \frac{r_{CF}R_{OUT}}{r_{CF} + R_{OUT}}\right) - \frac{r_{L}}{L}$   | $\frac{R_{OUT}}{M^2L}$  |
| Low Frequency<br>Modulator Pole<br>( <i>wp1</i> )                            | $\frac{\frac{2}{R_{OUT}} + \frac{T_s}{LM^3}m_c}{C_{OUT}}$  | $\frac{1}{R_{CF}C_{OUT}} \cdot \frac{2M-1}{M-1}$  |
| High Frequency<br>Modulator Pole<br>( <i>w</i> <sub>p2</sub> )               | _  | $2F_{SW}\left(rac{1-rac{1}{M}}{D} ight)^2$  |
| Sampling Double<br>Pole ( <i>w</i> n)  | $\frac{\pi}{T_s}$  | -   |
| Sampling Quality<br>Coefficient ( <b>Q</b> p)                                | $\frac{1}{\pi(m_c(1 - D) - 0.5)}$  | -   |
| F <sub>m</sub>   | $\frac{1}{2M + \frac{R_{OUT}T_s}{LM^2} \left(\frac{1}{2} + \frac{S_a}{S_n}\right)}$  | $\frac{1}{S_n m_c T_s}$   |
| H <sub>d</sub>   | $\frac{\eta R_{OUT}}{R_i}$   | $\frac{2V_{OUT}}{D} \cdot \frac{M-1}{2M-1}$   |
| Control-Output<br>Transfer Function<br>( <i>H<sub>ctrl_output</sub>(f)</i> ) | $F_{m} H_{d} \frac{\left(1 + j\frac{2\pi f}{\omega_{z1}}\right) \left(1 - j\frac{2\pi f}{\omega_{z2}}\right)}{\left(1 + j\frac{2\pi f}{\omega_{p1}}\right) \left(1 + j\frac{2\pi f}{\omega_{n}Q_{p}} + \left(j\frac{2\pi f}{\omega_{n}}\right)^{2}\right)}$  | $F_m H_d \frac{\left(1 + j\frac{2\pi f}{\omega_{z1}}\right) \left(1 - j\frac{2\pi f}{\omega_{z2}}\right)}{\left(1 + j\frac{2\pi f}{\omega_{p1}}\right) \left(1 + j\frac{2\pi f}{\omega_{p2}}\right)}$ |

|   | ССМ  | DCM   |
|---|--|---|
| Duty ratio ( <b>D</b> )   | $\frac{V_{OUT}}{V_{OUT} + NV_{IN}}$  | $\label{eq:Vout} \begin{split} \frac{V_{OUT}}{NV_{IN}}\sqrt{2\tau_L} \\ Where: \ \tau_L \ = \ \frac{N^2 \ L_p}{T_s \ R_{OUT}} \end{split}$  |
| V <sub>OUT</sub> /V <sub>IN</sub> DC Conversion<br>Ratio ( <b>M</b> )     | $\frac{\mathbf{N} \cdot \mathbf{D}}{1 - \mathbf{D}}$   | $\frac{N\cdot D}{\sqrt{2\cdot\tau_L}}$  |
| Inductor On-slope ( <b>S<sub>n</sub></b> ), V/s                           | $\frac{V_{IN}}{L_p}R_i$  | $\frac{V_{IN}}{L_p}R_i$   |
| Compensation Ramp ( <i>m<sub>c</sub></i> )                                | $1 + \frac{S_a}{S_n}$  | $1 + \frac{S_a}{S_n}$   |
| C <sub>out</sub> ESR Zero ( <i>w</i> z1)                                  | $\frac{1}{r_{CF} C_{OUT}}$   | $\frac{1}{r_{CF} C_{OUT}}$  |
| Right-Half-Plane Zero ( $\omega_{z2}$ )                                   | $\frac{\left(1-D\right)^2 R_{OUT}}{D  L_p  N^2}$   | $\frac{R_{OUT}}{N^2 L_p} \cdot \frac{1}{M (M + 1)}$   |
| Modulator Pole ( <i>w</i> p1)   | $\frac{\frac{\mathrm{D'}^{3}}{\tau_{\mathrm{L}}}\left(1+2\;\frac{\mathrm{S}_{\mathrm{a}}}{\mathrm{S}_{\mathrm{n}}}\right)+1+\mathrm{D}}{\mathrm{R}_{\mathrm{OUT}}\mathrm{C}_{\mathrm{OUT}}}$ | $\frac{2}{R_{OUT}C_{OUT}}$  |
| ω <sub>p2</sub>   | _  | $2F_{SW}\left(rac{1}{D}{1+rac{1}{M}} ight)^2$   |
| Fm  | $\frac{1}{\frac{D'^2}{\tau_L}\left(1+2\frac{S_a}{S_n}\right)+2M+1}$  | $\frac{1}{S_n m_c T_s}$   |
| H <sub>d</sub>  | $\frac{R_{OUT}}{R_i N}$  | $V_{IN} \sqrt{\frac{1}{2\tau_L}}$   |
| Control-output Transfer<br>Function ( <i>H<sub>ctrl_output</sub>(f)</i> ) | $F_{m} H_{d} \frac{\left(1 + j\frac{2\pi f}{\omega_{z1}}\right) \left(1 - j\frac{2\pi f}{\omega_{z2}}\right)}{\left(1 + j\frac{2\pi f}{\omega_{p1}}\right)}$                                 | $F_m H_d \frac{\left(1 + j\frac{2\pi f}{\omega_{z1}}\right) \left(1 - j\frac{2\pi f}{\omega_{z2}}\right)}{\left(1 + j\frac{2\pi f}{\omega_{p1}}\right) \left(1 + j\frac{2\pi f}{\omega_{p2}}\right)}$ |

Table 2. FLYBACK CCM AND DCM TRANSFER FUNCTION EXPRESSIONS

Once the desired cross-over frequency  $(f_c)$  gain adjustment and necessary phase boost are determined from the  $H_{ctrl\_output}(f)$  gain and phase plots, the Table 3 equations may be used. It should be noted that minor compensation component value adjustments may become necessary when  $R_2 \leq \sim 10 \cdot R_{esd}$  as a result of approximations for determining components  $R_2$ ,  $C_1$ ,  $C_2$ .

| Desired OTA Gain at Cross-over Frequency $f_c$ ( <b>G</b> )                        | $\frac{\text{desired}\_G_{\text{ic,gain}\_db}}{10}$   |
|--|---|
| Desired Phase Boost at Cross-over Frequency $f_c$ ( <b>boost</b> )                 | $\left(\theta_{\text{margin}} - \arg\left(H_{\text{ctrl_output}}(\text{fc})\right)\frac{180^{\circ}}{\pi} - 90^{\circ}\right)\frac{\pi}{180^{\circ}}$   |
| Select OTA Compensation Zero to Coincide with Modulator Pole at $f_{p1}$ ( $f_z$ ) | $\frac{\omega_{p1e}}{2\pi}$   |
| Resulting OTA High Frequency Pole Placement ( $f_p$ )                              | $\frac{f_z f_c + f_c^2 tan(boost)}{f_c - f_z tan(boost)}$   |
| Compensation Resistor <b>R</b> <sub>2</sub>  | $\frac{f_p G}{f_p - f_z} \frac{V_{OUT}}{1.2 g_m} \frac{\sqrt{1 + \left(\frac{f_c}{f_p}\right)^2}}{\sqrt{1 + \left(\frac{f_z}{f_p}\right)^2}}$   |
| Compensation Capacitor $C_1$   | $\frac{1}{2\pi f_z R_2}$  |
| Compensation Capacitor <i>C</i> <sub>2</sub>                                       | $\frac{1}{2\pi f_{p}G} \cdot \frac{R_{low} g_{m}}{R_{low} + R_{1}}$   |
| OTA DC Gain ( <i>G<sub>0_OTA</sub></i> )   | $\frac{R_{low}}{R_{low} + R_1} \cdot g_m \cdot R_0$   |
| Low Frequency Zero ( <i>a<sub>z1e</sub></i> )                                      | $\frac{1}{2} \frac{\left(R_{2} + R_{esd}\right)}{R_{2}R_{esd}C_{2}} \left[1 - \sqrt{1 - 4\frac{R_{2}R_{esd}C_{2}}{\left(R_{2} + R_{esd}\right)^{2}C_{1}}}\right]$   |
| High Frequency Zero ( <i>w<sub>z2e</sub></i> )                                     | $\frac{1}{2} \frac{\left(R_{2} + R_{esd}\right)}{R_{2}R_{esd}C_{2}} \left[1 + \sqrt{\frac{1 - 4\frac{R_{2}R_{esd}C_{2}}{\left(R_{2} + R_{esd}\right)^{2}C_{1}}}\right]$   |
| Low Frequency Pole ( <i>w<sub>p1e</sub></i> )                                      | $\frac{1}{2} \frac{\left(R_{0} + R_{2} + R_{esd}\right)}{R_{2}\left(R_{0} + R_{esd}\right)C_{2}} \left[1 - \sqrt{1 - 4\frac{R_{2}\left(R_{0} + R_{esd}\right)C_{2}}{\left(R_{0} + R_{2} + R_{esd}\right)^{2}C_{1}}}\right]$ |
| High Frequency Pole ( <i>ω<sub>p2e</sub></i> )                                     | $\frac{1}{2} \frac{\left(R_{0} + R_{2} + R_{esd}\right)}{R_{2}\left(R_{0} + R_{esd}\right)C_{2}} \left[1 + \sqrt{1 - 4\frac{R_{2}\left(R_{0} + R_{esd}\right)C_{2}}{\left(R_{0} + R_{2} + R_{esd}\right)^{2}C_{1}}}\right]$ |
| OTA Transfer Function ( <i>G<sub>OTA</sub>(f)</i> )                                | $-G_{0\_OTA} \frac{\left(1+j\frac{2\pi f}{\omega_{z1e}}\right)}{\left(1+j\frac{2\pi f}{\omega_{p1e}}\right)} \frac{\left(1+j\frac{2\pi f}{\omega_{z2e}}\right)}{\left(1+j\frac{2\pi f}{\omega_{p2e}}\right)}$               |

#### Table 3. OTA COMPENSATION TRANSFER FUNCTION AND COMPENSATION VALUES

The open-loop-response in closed-loop form to verify the gain/phase margins may be obtained from the following expression.

$$T(f) = G_{OTA}(f) H_{ctrl_output}(f)$$

#### Low Voltage Operation

If the input voltage drops below the UVLO or MOSFET threshold voltage, another voltage may be used to power the

device. Simply connect the voltage you would like to boost to the inductor and connect the stable voltage to the VIN pin of the device. In boost configuration, the output of the converter can be used to power the device. In some cases it may be desirable to connect 2 sources to VIN pin, which can be accomplished simply by connecting each of the sources through a diode to the VIN pin.

# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

| DOCUMENT NUMBER:   | 98ASB42564B  | Electronic versions are uncontrolled except when accessed directly from the Document Repository<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.  |                           |  |
|--|--|---|---------------------------|--|
| DESCRIPTION: SOIC-8 NB PAGE 1 OF 2   |  |   |                           |  |
| the right to make changes without furth<br>purpose, nor does <b>onsemi</b> assume ar | er notice to any products herein. <b>onsemi</b> make<br>ny liability arising out of the application or use | LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other courses no warranty, representation or guarantee regarding the suitability of its proof any product or circuit, and specifically disclaims any and all liability, incle under its patent rights nor the rights of others. | oducts for any particular |  |

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

| DOCUMENT NUMBER: | 98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |                  |  |  |  |
|------------------|---|------------------|--|--|--|
| DESCRIPTION:     | SOIC-8 NB   | SOIC-8 NB PAGE 2 |  |  |  |
|                  |   |                  |  |  |  |

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative