











TPS7B68-Q1 SLVSD43C -MAY 2015-REVISED FEBRUARY 2019

## TPS7B68-Q1 500-mA 40-V high-voltage ultralow quiescent-current watchdog LDO

#### 1 Features

- · Qualified for automotive applications
- AEC-Q100 qualified with the following results:
  - Device temperature grade 1: -40°C to +125°C ambient operating temperature range
  - Device HBM ESD classification level 2
  - Device CDM ESD classification level C4B
- Maximum output current: 500 mA
- 4-V to 40-V wide V<sub>IN</sub> input-voltage range with up to 45-V transients
- Fixed 3.3-V and 5-V outputs
- Maximum dropout voltage: 600 mV at 500 mA
- Stable with output capacitor in wide-range of capacitance (4.7  $\mu F$  to 500  $\mu F$ ) and ESR (0.001  $\Omega$  to 20  $\Omega$ )
- Low quiescent current (I<sub>(Q)</sub>):
  - < 4 μA when EN is low (shutdown mode)</p>
  - 19 µA typical at light loads with WD\_EN high (watchdog disabled)
- Configurable for window watchdog or standard watchdog
- Open-to-closed window ratio configurable as 1:1 or 8:1
- Fully adjustable watchdog period (from 10 ms to 500 ms)
- 10% accurate watchdog period
- Dedicated WD\_EN pin to control watchdog ON-OFF
- Fully adjustable power-good threshold and powergood delay period
- · Low Input-voltage tracking to UVLO
- Integrated fault protection:
  - Overload current-limit protection
  - Thermal shutdown
- 28-Pin HTSSOP package

## 2 Applications

- Automotive MCU power supply
- Body control modules (BCM)
- Body comfort modules
- EV and HEV battery management systems (BMS)
- · Electronic gear shifter
- Transmission control unit (TCU)
- Electrical power steering (EPS)

## **B** Description

In automotive microcontroller or microprocessor power-supply applications, the watchdog is used to monitor the microcontroller working status to prevent software runaway. The watchdog must be independent of the microcontroller in a reliable system.

The TPS7B68-Q1 is a 500-mA watchdog LDO designed for an operating voltage up to 40 V, with typical quiescent current of only 19 µA at light load. The device integrates a programmable function for selecting a window or standard watchdog, with an external resistor to set the watchdog time within 10% accuracy.


The PG pin on the TPS7B68-Q1 indicates when the output voltage is stable and in regulation. The power-good delay period and power-good threshold can be adjusted by external components. The device also features an integrated short-circuit and overcurrent protection. The combination of such features makes this device particularly flexible and suitable to supply microcontroller systems in automotive applications.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS7B68-Q1	HTSSOP (28)	9.70 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application Schematic





1	Га	h	۵۱	<b>∩</b> f	C	٦n	tο	nte
ı	ıa	v	16	v		_	LC	11.5

1	Features	1		7.4 Device Functional Modes	21
2	Applications	1	8	Application and Implementation	22
3	Description			8.1 Application Information	22
4	Revision History			8.2 Typical Application	22
5	Pin Configuration and Functions		9	Power Supply Recommendations	25
6	Specifications		10	Layout	25
•	6.1 Absolute Maximum Ratings			10.1 Layout Guidelines	
	6.2 ESD Ratings			10.2 Layout Example	25
	6.3 Recommended Operating Conditions		11	Device and Documentation Support	26
	6.4 Thermal Information			11.1 Documentation Support	
	6.5 Electrical Characteristics			11.2 Receiving Notification of Documentation Update	es <mark>26</mark>
	6.6 Switching Characteristics			11.3 Community Resources	26
	6.7 Typical Characteristics			11.4 Trademarks	26
7	Detailed Description			11.5 Electrostatic Discharge Caution	26
	7.1 Overview			11.6 Glossary	26
	7.2 Functional Block Diagram		12	Mechanical, Packaging, and Orderable	
	7.3 Feature Description			Information	26
	•				

### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision B (September 2017) to Revision C	Page
•	Changed watchdog accuracy from 9% to 10% throughout document	······································
•	Changed Device Information table	
•	Changed test conditions of V <sub>OUT</sub> parameter	
•	Added second row to V <sub>OUT</sub> parameter	7
•	Changed V <sub>(dropout)</sub> parameter maximum specifications from 600 mV to 800 mV at 500 mA and changed 260 mV to 325 mV at 200 mA	7
•	Added footnote indicating dropout is not tested for the 3.3-V option at 200 mA	7
•	Changed first row test conditions of $I_{(LIM)}$ parameter: changed $V_{IN} = 5.6 \text{ V}$ to $40 \text{ V}$ to $V_{IN} = 5.6 \text{ V}$ and added voltage option	7
•	Added second row to I <sub>(LIM)</sub> parameter for the 3.3-V option	7
•	Changed t <sub>(DEGLITCH)</sub> parameter minimum specification from 100 µs to 55 µs	
•	Changed t <sub>(DLY_FIX)</sub> parameter specifications: deleted minimum specification and changed maximum specification from 550 μs to 900 μs	
•	Changed t <sub>(WD_TOL)</sub> parameter: changes test conditions, changed minim specification from –9% to –10%, and changed maximum specification from 9% to 10%	
•	Changed Several Typical Periods of Watchdog Window table to reflect change in watchdog duration accuracy from 9% to 10%	

## 

Changed parameter symbols in Window Watchdog Operation figure and added footnote
 Changed parameter symbols in Standard Watchdog Operation figure and added footnote
 21

Submit Documentation Feedback

Copyright © 2015–2019, Texas Instruments Incorporated






Cł	Changes from Original (June 2016) to Revision A			
•	Changed the status of the TPS7B6850-Q1 from Product Preview to Production Data		•	



## 5 Pin Configuration and Functions

#### PWP PowerPAD™ Package 28-Pin HTSSOP With Exposed Thermal Pad Top View



NC - No internal connection

#### **Pin Functions**

Р	IN	TYPE <sup>(1)</sup>	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
DELAY	12	0	Power-good delay-period adjustment pin. Connect this pin via a capacitor to ground to adjust the power-good delay time.		
EN	4	I	Device enable pin. Pull this pin down to low-level voltage to disable the device. Pull this pin up to high-level voltage to enable the device.		
FSEL	5	I	Internal oscillator-frequency selection pin. Pull this pin down to low-level voltage to select the high-frequency oscillator. Pull this pin up to high-level voltage to select the low-frequency oscillator.		
GND	8, 21	G	Ground reference		
IN	1	I	Device input power-supply pin		
NC	2, 3, 7, 9, 10, 14, 17, 19, 20, 22, 23, 26, 27	_	Not connected		
OUT	28	0	Device 3.3-V or 5-V regulated output voltage pin		
PG	24	0	Power-good pin. Open-drain output pin. Pull this pin up to $V_{OUT}$ or to a reference through a resistor. When the output voltage is not ready, this pin is pulled down to ground.		
PGADJ	25	0	Power-good threshold-adjustment pin. Connect a resistor divider between the PGADJ and OUT pins to set the power-good threshold. Connect this pin to ground to set the threshold to 91.6% of output voltage $V_{\text{OUT}}$ .		

(1) I = input, O = output, G = ground.



### Pin Functions (continued)

PIN NAME NO.		TYPF <sup>(1)</sup>	DESCRIPTION		
		ITPE			
ROSC	11	0	Watchdog timer adjustment pin. Connect a resistor between the ROSC pin and the GND pin to set the duration of the watchdog monitor. Leaving this pin open or connecting this pin to ground results in the watchdog reporting a fault at the watchdog output (WDO).		
WD	13	I	Vatchdog service-signal input pin.		
WDO	15	0	Watchdog status pin. Open-drain output pin. Pull this pin up to OUT or a reference voltage through a resistor. When watchdog fault occurs, this pin is pulled down to a low-level voltage.		
WD_EN	16	I	Watchdog enable pin. Pull this pin down to a low level to enable the watchdog. Pull this pin up to a high level to disable the watchdog.		
WRS	18	I	Window ratio selection pin (only applicable for the window watchdog). Pull this pin down to a low level to set the open:closed window ratio to 1:1. Pull this pin up to high level to set the open:closed window ratio to 8:1.		
WTS	6	Watchdog type-selection pin. To set the window watchdog, connect this pin to the GND p			

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
Unregulated input	IN, EN	-0.3	45	V
Internal oscillator reference voltage	ROSC	-0.3	7	V
Power-good delay-timer output	DELAY	-0.3	7	V
Regulated output	OUT	-0.3	7	V
Power-good output voltage	PG	-0.3	7	V
Watchdog status output voltage	WDO	-0.3	7	V
Watchdog frequency selection, watchdog-type selection	FSEL, WTS	-0.3	45	V
Watchdog enable	WD_EN	-0.3	7	V
Watchdog service signal voltage	WD	-0.3	7	V
Window ratio selection	WRS	-0.3	7	V
Power good threshold adjustment voltage	PGADJ	-0.3	7	V
Operating junction temperature, T <sub>J</sub>	·	-40	150	°C
Storage temperature, T <sub>stq</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to ground.



## 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM) per AEC 0400 044	All pins	±500	V
Charg		Charged-device model (CDM), per AEC Q100-011	Corner pins (1, 14, 15, and 28)	±750	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Unregulated input	IN	4	40	V
40-V pins	EN, FSEL, WTS	0	$V_{IN}$	V
Regulated output	OUT	0	5.5	V
Power good, watchdog status, reference oscillator	PG, WDO, ROSC	0	5.5	V
Low voltage pins	WD, WD_EN, PGADJ, DELAY, WRS	0	5.5	V
Output current		0	500	mA
Operating junction temperature, T <sub>J</sub>		-40	150	°C
Ambient temperature, T <sub>A</sub>		-40	125	°C

### 6.4 Thermal Information

		TPS7B68-Q1	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	UNIT
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	18.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	18.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	18.5	°C/W
R <sub>θ</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	2.4	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TPS7B68-Q1



### 6.5 Electrical Characteristics

 $V_{IN}$  = 14 V,  $C_{OUT}$   $\geq$  4.7  $\mu$ F, 1 m $\Omega$  < ESR < 20  $\Omega$ , and  $T_{J}$  = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY V	OLTAGE AND CURRENT (IN)					
$V_{IN}$	Input voltage		4		40	V
I <sub>(SLEEP)</sub>	Input sleep current	EN = OFF			4	μΑ
		$V_{IN}$ = 5.6 V to 40 V for fixed 5-V $V_{OUT}$ ; $V_{IN}$ = 4 V to 40 V for fixed 3.3-V $V_{OUT}$ ; EN = ON; watchdog disabled; $I_{OUT}$ < 1 mA; $T_J$ < 80°C		19	29.6	
$I_{(Q)}$	Input quiescent current	$V_{\text{IN}}$ = 5.6 V to 40 V for fixed 5-V $V_{\text{OUT}}$ ; $V_{\text{IN}}$ = 4 V to 40 V for fixed 3.3-V $V_{\text{OUT}}$ ; EN = ON; watchdog enabled; $I_{\text{OUT}}$ < 1 mA		28	42	7 V V mV
		$V_{\text{IN}}$ = 5.6 V to 40 V for fixed 5-V $V_{\text{OUT}}$ ; $V_{\text{IN}}$ = 4 V to 40 V for fixed 3.3-V $V_{\text{OUT}}$ ; EN = ON; watchdog enabled; $I_{\text{OUT}}$ < 100 mA		78	98	
$V_{(UVLO)}$	Undervoltage lockout, falling	Ramp V <sub>IN</sub> down until output is turned off			2.6	V
V <sub>(UVLO_</sub> HYST)	UVLO hysteresis			0.5		V
ENABLE I	NPUT, WATCHDOG TYPE SELECTION	N AND FSEL (EN, WTS, AND FSEL)				
$V_{IL}$	Low-level input voltage				0.7	V
$V_{\text{IH}}$	High-level input voltage		2			V
$V_{hys}$	Hysteresis			150		mV
WATCHDO	OG ENABLE (WD_EN PIN)				·	
V <sub>IL</sub>	Low-level input threshold voltage for watchdog enable pin	Watchdog enabled			0.7	V
$V_{IH}$	High-level input threshold voltage for watchdog enable pin	Watchdog disabled	2			V
I <sub>WD_EN</sub>	Pulldown current for watchdog enable pin	V <sub>WD_EN</sub> = 5 V			3	μΑ
REGULAT	ED OUTPUT (OUT)				·	
V	Populated output	V <sub>IN</sub> = V <sub>OUT</sub> + 1 V to 40 V, I <sub>OUT</sub> = 0 to 500 mA	-2%		2%	
V <sub>OUT</sub>	Regulated output	$V_{IN} = 5.4 \text{ V}, I_{OUT} = 250 \text{ mA}$ $T_{J} = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	-2%		2%	
$\Delta V_{OUT}$ ( $\Delta VIN$ )	Line regulation	V <sub>IN</sub> = 5.6 V to 40 V			10	mV
ΔV <sub>OUT</sub> (ΔΙΟυΤ)	Load regulation	I <sub>OUT</sub> = 1 mA to 500 mA			20	mV
V	Dropout voltage (V <sub>IN</sub> – V <sub>OLIT</sub> ) <sup>(1)</sup>	I <sub>OUT</sub> = 500 mA		350	800	mV
V <sub>(dropout)</sub>	Stopout voltage (VIN - VOUT)	I <sub>OUT</sub> = 200 mA <sup>(2)</sup>		170	325	111 V
I <sub>OUT</sub>	Output current	V <sub>OUT</sub> in regulation	0		500	mA
	Output short-circuit current limit	$V_{OUT}$ shorted to ground, $V_{IN}$ = 5.6 V, TPS7B6850QPWPRQ1	550	690	1000	m ^
I <sub>(LIM)</sub>	Output Short-Grount Current IIInit	V <sub>OUT</sub> shorted to ground, V <sub>IN</sub> = 5.6V, TPS7B6833QPWPRQ1	490	690	1000	mA
PSRR	Power supply ripple rejection (3)	$I_{OUT}$ = 100 mA; $C_{OUT}$ = 10 $\mu$ F; frequency (f) = 100 Hz		60		dB
I SINK	Tower supply ripple rejection.	$I_{OUT}$ = 100 mA; $C_{OUT}$ = 10 $\mu$ F; frequency (f) = 100 kHz		40		uВ

<sup>(1)</sup> This test is done with  $V_{OUT}$  in regulation, measuring the  $V_{IN} - V_{OUT}$  when  $V_{OUT}$  drops by 100 mV from the rated output voltage at the

Product Folder Links: TPS7B68-Q1

Dropout is not measured for  $V_{OUT} = 3.3 \text{ V}$  in this test because  $V_{IN}$  must be 4 V or greater for proper operation. Design Information – Not tested, determined by characterization.



## **Electrical Characteristics (continued)**

 $V_{IN}$  = 14 V,  $C_{OUT}$   $\geq$  4.7  $\mu$ F, 1 m $\Omega$  < ESR < 20  $\Omega$ , and  $T_{J}$  = -40°C to 150°C (unless otherwise noted)

IIN .	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER G	OOD (PG, PGADJ)					
V <sub>OL(PG)</sub>	PG output, low voltage	I <sub>OL</sub> = 5 mA, PG pulled low			0.4	V
$I_{lkg(PG)}$	PG pin leakage current	PG pulled to $V_{OUT}$ through a 10-k $\Omega$ resistor			1	μΑ
V <sub>(PG_TH)</sub>	Default power-good threshold	V <sub>OUT</sub> powered above the internally set tolerance, PGADJ pin shorted to ground	89.6	91.6	93.6	% of V <sub>OUT</sub>
V <sub>(PG_HYST)</sub>	Power-good hysteresis	V <sub>OUT</sub> falling below the internally set tolerance hysteresis		2		% of V <sub>OUT</sub>
PGADJ						
V <sub>(PGADJ_</sub> TH) falling	Switching voltage for the power- good adjust pin	V <sub>OUT</sub> is falling	1.067	1.1	1.133	V
V <sub>(PGADJ_</sub> HYST)	PGADJ hysteresis			26		mV
POWER-G	OOD DELAY					
I <sub>(DLY_CHG)</sub>	DELAY capacitor charging current		3	5	10	μΑ
V <sub>(DLY_TH)</sub>	DELAY pin threshold to release PG high	Voltage at DELAY pin is ramped up	0.95	1	1.05	V
I <sub>(DLY_DIS)</sub>	DELAY capacitor discharging current	V <sub>DELAY</sub> = 1 V	0.5			mA
CURRENT	VOLTAGE REFERENCE (ROSC)				·	
V <sub>ROSC</sub>	Voltage reference		0.95	1	1.05	V
WATCHDO	OG (WD, WDO, WRS)				'	
V <sub>IL</sub>	Low-level threshold voltage for the watchdog input and window-ratio select	For WD and WRS pins			30	% of V <sub>OUT</sub>
V <sub>IH</sub>	High-level threshold voltage for the watchdog input and window-ratio select	For WD and WRS pins	70			% of V <sub>OUT</sub>
V <sub>(HYST)</sub>	Hysteresis			10		% of V <sub>OUT</sub>
I <sub>WD</sub>	Pulldown current for the WD pin	V <sub>WDO</sub> = 5 V		2	4	μA
V <sub>OL</sub>	Watchdog output pulled low	I <sub>WDO</sub> = 5 mA			0.4	V
I <sub>lkg</sub>	WDO pin leakage current	WDO pin pulled to $V_{OUT}$ through 10-k $\Omega$ resistor			1	μΑ
OPERATIN	IG TEMPERATURE RANGE					
T <sub>J</sub>	Junction temperature		-40		150	°C
T <sub>(SD)</sub>	Junction shutdown temperature			175		°C
T <sub>(HYST)</sub>	Hysteresis of thermal shutdown			25		°C

Product Folder Links: TPS7B68-Q1



## 6.6 Switching Characteristics

 $V_I$  = 14 V,  $C_O$  ≥ 4.7  $\mu F$ , 1 m $\Omega$  < ESR < 20  $\Omega$ , and  $T_J$  = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER-GO	OOD DELAY (DELAY)						
t <sub>(DEGLITCH)</sub>	Power-good deglitch time		55	180	250	μs	
t <sub>(DLY_FIX)</sub>	Fixed power-good delay	No capacitor connect at DELAY pin		248	900	μs	
t <sub>(DLY)</sub>	Delay capacitor value:			20		ms	
WATCHDO	G (WD, WDO, WRS)						
	Watchdog window duration	$R_{(ROSC)} = 20 \text{ k}\Omega \pm 1\%, \text{ FSEL} = LOW$	9	10	11		
t <sub>(WD)</sub>		$R_{(ROSC)} = 20 \text{ k}\Omega \pm 1\%$ , FSEL = HIGH	45	50	55	ms	
t <sub>(WD_TOL)</sub>	Tolerance of watchdog window duration using external resistor	$R_{(ROSC)}$ = 20 kΩ ±1% to 50 kΩ ±1%	-10%		10%		
t <sub>p(WD)</sub>	Watchdog service-signal duration		100			μs	
t <sub>(WD_HOLD)</sub>	Watchdog output resetting time (percentage of settled watchdog window duration)			20		% of t <sub>(WD)</sub>	
		$R_{(ROSC)} = 20 \text{ k}\Omega \pm 1\%$ , FSEL = LOW	1.8	2	2.2		
t <sub>(WD_RESET)</sub>	Watchdog output resetting time	$R_{(ROSC)}$ = 20 k $\Omega$ ± 1%, FSEL = HIGH	9	10	11	ms	


Droduct Folder Links, TDC7DC0

Copyright © 2015–2019, Texas Instruments Incorporated



## 6.7 Typical Characteristics

 $V_{IN} = 14 \text{ V}, V_{EN} \ge 2 \text{ V}, T_{J} = -40 ^{\circ}\text{C} \text{ to } +150 ^{\circ}\text{C} \text{ (unless otherwise noted)}$ 




Submit Documentation Feedback

Copyright © 2015–2019, Texas Instruments Incorporated



## **Typical Characteristics (continued)**






Figure 7. Output Voltage vs Ambient Temperature




Figure 8. Output Voltage vs Input Voltage




Figure 9. Output Current Limit (I<sub>LIM</sub>) vs Ambient **Temperature** 






Figure 10. Load Regulation










Figure 12. PSRR vs Frequency



## **Typical Characteristics (continued)**








## **Typical Characteristics (continued)**

 $V_{IN} = 14 \text{ V}, V_{EN} \ge 2 \text{ V}, T_{J} = -40 ^{\circ}\text{C} \text{ to } +150 ^{\circ}\text{C} \text{ (unless otherwise noted)}$ 






## 7 Detailed Description

#### 7.1 Overview

The TPS7B68-Q1 is a 500-mA, 40-V monolithic low-dropout linear voltage regulator with integrated watchdog and adjustable power-good threshold functionality. This voltage regulator consumes only 19-µA quiescent current in light-load applications. Because of the adjustable power-good delay (also called power-on-reset delay) and the adjustable power-good threshold, this device is well-suited as power supplies for microprocessors and microcontrollers in automotive applications.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Device Enable (EN)

The EN pin is a high-voltage-tolerant pin. High input activates the devices and turns the regulators ON. Connect this input pin to an external microcontroller or a digital control circuit to enable and disable the devices, or connect to the IN pin for self-bias applications.

Submit Documentation Feedback

Copyright © 2015–2019, Texas Instruments Incorporated

(1)



### **Feature Description (continued)**

#### 7.3.2 Adjustable Power-Good Threshold (PG, PGADJ)

The PG pin is an open-drain output with an external pullup resistor to the regulated supply, and the PGADJ pin is a power-good threshold adjustment pin. Connecting the PGADJ pin to GND sets the power-good threshold value to the default,  $V_{(PG\_TH)\ rising}$ . When  $V_{OUT}$  exceeds the default power-good threshold, the PG output turns high after the power-good delay period has expired. When  $V_{OUT}$  falls below  $V_{(PG\_TH)\ rising} - V_{(PG\_HYST)}$ , the PG output turns low after a short deglitch time.

The power-good threshold is also adjustable from 1.1 V to 5 V with external resistor divider between PGADJ and OUT. The threshold can be calculated using Equation 1:

$$\begin{split} &V_{\left(PG\_ADJ\right)\,falling} = V_{\left(PGADJ\_TH\right)\,falling} \times \frac{R1 + R2}{R2} \\ &V_{\left(PG\_ADJ\right)\,risng} = &\left[V_{\left(PGADJ\_TH\right)\,falling} + 26\,mV\left(typ\right)\right] \times \frac{R1 + R2}{R2} \end{split}$$

## where

- $\bullet \quad V_{(PG\_ADJ) \ rising}, \ V_{(PG\_ADJ) \ falling} \ is \ the \ adjustable \ power-good \ threshold$
- V<sub>(PGADJ\_TH)</sub> falling is the internal comparator reference voltage of the PGADJ pin, 1.1 V typical, 3% accuracy specified under all conditions

By setting the power-good threshold  $V_{(PG\_ADJ)\ rising}$ , when  $V_{OUT}$  exceeds this threshold, the PG output turns high after the power-good delay period has expired. When  $V_{OUT}$  falls below  $V_{(PG\_ADJ)\ falling}$ , the PG output turns low after a short deglitch time.




Figure 21. Adjustable Power Good Threshold

#### 7.3.3 Adjustable Power-Good Delay Timer (DELAY)

The power-good delay period is a function of the value set by an external capacitor on the DELAY pin before turning the PG pin high. Connecting an external capacitor from this pin to GND sets the power-good delay period. The constant current charges an external capacitor until the voltage exceeds a threshold to trip an internal comparator, and Equation 2 determines the power-good delay period:

$$t_{(DLY)} = \frac{C_{DELAY} \times 1 \, V}{5 \, \mu A}$$

#### where

- t<sub>(DLY)</sub> is the adjustable power-good delay period
- C<sub>DELAY</sub> is the value of the power-good delay capacitor

(2)



### **Feature Description (continued)**




Figure 22. Power Up and Conditions for Activation of Power Good

If the DELAY pin is open, the default delay time is  $t_{(DLY\ FIX)}$ .

#### 7.3.4 Undervoltage Shutdown

This device has an integrated undervoltage lockout (UVLO) circuit to shut down the output if the input voltage falls below an internal UVLO threshold,  $V_{(UVLO)}$ . This ensures that the regulator does not latch into an unknown state during low input-voltage conditions. If the input voltage has a negative transient which drops below the UVLO threshold and recovers, the regulator shuts down and powers up with a normal power-up sequence when the input voltage is above the required levels.

#### 7.3.5 Current Limit

This device features current-limit protection to keep the device in a safe operating area when an overload or output short-to-ground condition occurs. This protects the device from excessive power dissipation. For example, during a short-circuit condition on the output, fault protection limits the current through the pass element to I<sub>(LIM)</sub> to protect the device from excessive power dissipation.

#### 7.3.6 Thermal Shutdown

This device incorporates a thermal shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the thermal shutdown trip point. The junction temperature exceeding the TSD trip point causes the output to turn off. When the junction temperature falls below the  $T_{(SD)} - T_{(HYST)}$ , the output turns on again.

#### 7.3.7 Integrated Watchdog

This device has an integrated watchdog with fault (WDO) output option. Both window watchdog and standard watchdog are available in one device. The watchdog operation, service fault conditions, and differences between window watchdog and standard watchdog are described as follows.

Product Folder Links: TPS7B68-Q1



### **Feature Description (continued)**

#### 7.3.7.1 Window Watchdog (WTS, ROSC, FSEL and WRS)

This device works in the window watchdog mode when the watchdog type selection (WTS) pin is connected to a to low voltage level. The user can set the duration of the watchdog window by connecting an external resistor ( $R_{ROSC}$ ) to ground at the ROSC pin and setting the voltage level at the FSEL pin. The current through the  $R_{ROSC}$  resistor sets the clock frequency of the internal oscillator. The user can adjust the duration of the watchdog window (the watchdog timer period) by changing the resistor value. A high voltage level at the FSEL pin sets the watchdog window duration to 5 times as long as that of a low voltage level with same external component configuration.

The duration of the watchdog window and the duration of the fault output are multiples of the internal oscillator frequency, as shown by the following equations:

FSEL low	$t_{(WD)} = R_{ROSC} \times 0.5 \times 10^{-6}$	(3)
FSEL high	$t_{(WD)} = R_{ROSC} \times 2.5 \times 10^{-6}$	(4)
Watchdog initialization	$t_{(WD\_INI)} = 8 \times t_{(WD)}$	(5)
Open and closed windows	$t_{(WD)} = t_{(OW)} + t_{(CW)}$	(6)
WRS low	$t_{(OW)} = t_{(CW)} = 50\% \times t_{(WD)}$	(7)
WRS high	$t_{(OW)} = 8 \times t_{(CW)} = (8 / 9) \times t_{(WD)}$	(8)

#### where:

- t<sub>(WD)</sub> is the duration of the watchdog window
- R<sub>ROSC</sub> is the resistor connected at the ROSC pin
- t<sub>(WD INI)</sub> is the duration of the watchdog initialization
- t<sub>(OW)</sub> is the duration of the open watchdog window
- t<sub>(CW)</sub> is the duration of the closed watchdog window

For all the foregoing items, the unit of resistance is  $\Omega$  and the unit of time is s.

Table 1 illustrates several periods of watchdog window with typical conditions.

Table 1. Several Typical Periods of Watchdog Window

		7.	<u> </u>	
FSEL	R <sub>(ROSC)</sub> (kΩ)	I <sub>(ROSC)</sub> (μA)	t <sub>(WD)</sub> (ms)	WATCHDOG PERIOD TOLERANCE
	200	5	500	15%
	100	10	250	
Lliab	50	20	125	
High	40	25	100	10%
	25	40	62.5	
	20	50	50	
	100	10	50	
	50	20	25	
Low	40	25	20	10%
	25	40	12.5	
	20	50	10	

As shown in Figure 23, each watchdog window consists of an open window and a closed window. While the window ratio selection (WRS) pin is low, each open window  $(t_{(OW)})$  and closed window  $(t_{(CW)})$  having a width approximately 50% of the watchdog window  $(t_{(WD)})$ . While the WRS pin is high, the ratio between open window and closed window is about 8:1. However, there is an exception to this; the first open window after watchdog initialization  $(t_{(WD_-|N)})$  is eight times the duration of the watchdog window. The watchdog must receive the service signal (by software, external microcontroller, and so forth) during this initialization open window.

Product Folder Links: TPS7B68-Q1

A watchdog fault occurs when servicing the watchdog during a closed window, or not servicing during an open window.




Figure 23. Watchdog Initialization, Open Window and Closed Window

## 7.3.7.2 Standard Watchdog (WTS, ROSC and FSEL)

This device works in the standard watchdog mode when the watchdog type selection (WTS) pin is connected to a high voltage level. The same as in window watchdog mode, the user can set the duration of the watchdog window by adjusting the external resistor (R<sub>ROSC</sub>) value at the ROSC pin and setting the voltage level at the FSEL pin. The current through the R<sub>ROSC</sub> resistor sets the clock frequency of the internal oscillator. The user can adjust the duration of the watchdog window (the watchdog timer period) by changing the resistor value. A high voltage level at the FSEL pin sets the watchdog window duration to 5 times as long as that of a low voltage level with same external component configuration.

The duration of the watchdog window and the duration of the fault output are multiples of the internal oscillator frequency as shown by the following equations:

FSEL low 
$$t_{(WD)} = R_{ROSC} \times 0.5 \times 10^{-6}$$
 (9)

FSEL high 
$$t_{(WD)} = R_{ROSC} \times 2.5 \times 10^{-6}$$
 (10)

Watchdog initialization 
$$t_{(WD, |N|)} = 8 \times t_{(WD)}$$
 (11)

where:

- t<sub>(WD)</sub> is the duration of the watchdog window
- R<sub>ROSC</sub> is the resistor connected at the ROSC pin
- t<sub>(WD INI)</sub> is the duration of the watchdog initialization

For all the foregoing items, the unit of resistance is  $\Omega$  and the unit of time is s

Compared with window watchdog, there is no closed window in standard watchdog mode. The standard watchdog receives a service signal at any time within the watchdog window. The watchdog fault occurs when not servicing watchdog during the watchdog window.

#### 7.3.7.3 Watchdog Service Signal and Watchdog Fault Outputs (WD and WDO)

The correct watchdog service signal (WD) must stay high for at least 100 µs. The WDO pin is the fault output terminal and is tied high through a pullup resistor to a regulated output supply. When a watchdog fault occurs, the device momentarily pulls WDO low for a duration of  $t_{(WD,HOLD)}$ .

$$t_{(WD\_HOLD)} = 20\% \times t_{(WD)}$$
(12)

Submit Documentation Feedback Product Folder Links: TPS7B68-Q1



#### 7.3.7.4 ROSC Status Detection (ROSC)

When a watchdog function is enabled, if the ROSC pin is shorted to GND or open, the watchdog output (WDO) pin remains low, indicating a fault status. If watchdog function is disabled, ROSC pin status detection does not work.

## 7.3.7.5 Watchdog Enable (PG and WD\_EN)

When <u>PG</u> (power good) is high, an external microcontroller or a digital circuit can apply a high or low logic signal to the WD\_EN pin to disable or enable the watchdog. A low input to this pin turns the watchdog on, and a high input turns the watchdog off. If PG is low, the watchdog is disabled and the watchdog-fault output (WDO) pin stays in the high-impedance state.

#### 7.3.7.6 Watchdog Initialization

On power up and during normal operation, the watchdog initializes under the conditions shown in Table 2.

## EDGE

## WHAT CAUSES THE WATCHDOG TO INITIALIZE

| Rising edge of PG (power good) while the watchdog is in the enabled state, for example, during soft power up

| Falling edge of WD\_EN while PG is already high, for example, when the microprocessor enables the watchdog after the device is powered up

| Rising edge of WDO while PG is already high and the watchdog is in the enabled state, for example, right after a closed window is serviced

| Rising edge of WDO while PG is already high and the watchdog is in the enabled state, for example, right after a closed window is serviced

| Rising edge of WDO while PG is already high and the watchdog is in the enabled state, for example, right after a closed window is serviced

| Rising edge of WDO while PG is already high and the watchdog is in the enabled state, for example, right after a closed window is serviced

| Rising edge of WDO while PG is already high and the watchdog is in the enabled state, for example, when the microprocessor enables the watchdog after the device is powered up


Table 2. Conditions for Watchdog Initialization

### 7.3.7.7 Window Watchdog Operation (WTS = Low)

The window watchdog is able to monitor whether the frequency of the watchdog service signal (WD) is within certain ranges. A watchdog low-voltage fault is reported when the frequency of the watchdog service signal is out of the setting range. Figure 24 shows the window watchdog initialization and operation for the TPS7B68-Q1 (WRS is low). After the output voltage is in regulation and PG is high, the window watchdog becomes enabled when an external signal pulls  $\overline{WD}$ \_EN (the watchdog enable pin) low. This causes the watchdog to initialize and wait for a service signal during the first initialization window for 8 times the duration of  $t_{(WD)}$ . A service signal applied to the WD pin during the initialization open window resets the watchdog counter and a closed window starts. To prevent a fault condition from occurring, watchdog service must not occur during the closed window. Watchdog service must occur during the following open window to prevent a fault condition from occurring. The fault output (WDO), externally pulled up to  $V_{OUT}$  (typical), stays high as long as the watchdog receives a proper service signal and there is no other fault condition.

Product Folder Links: TPS7B68-Q1





NOTE:  $V_{(PG\_TH) \text{ rising}} = V_{(PG\_TH) \text{ falling}} + V_{(PG\_HYST)}$ 

Figure 24. Window Watchdog Operation

Three different fault conditions occur in Figure 24:


- Fault 1: The watchdog service signal is received during the closed window. The WDO is triggered one time, receiving a WD rising edge during the closed window.
- Fault 2: The watchdog service signal is not received during the open window. WDO is triggered after the
  maximum open-window duration t<sub>(WD)</sub> / 2.
- Fault 3: The watchdog service signal is not received during the WD initialization. WDO is triggered after the
  maximum initialization window duration 8 x t<sub>(WD)</sub>.

#### 7.3.7.8 Standard Watchdog Operation (WTS = High)

The standard watchdog is able to monitor whether the frequency of the watchdog service signal (WD) is lower than a certain value. A watchdog low-voltage fault is reported when the frequency of the watchdog service signal is lower than the set value.

Figure 25 shows the standard watchdog initialization and operation for the TPS7B68-Q1. Similar to the window watchdog, after output the voltage is in regulation and PG asserts high, the standard watchdog becomes enabled when an external signal pulls  $\overline{WD}$ \_EN low. This causes the standard watchdog to initialize and wait for a service signal during the first initialization window for 8 times the duration of  $t_{(WD)}$ . A service signal applied to the WD pin during the first open window resets the watchdog counter and another open window starts. To prevent a fault condition from occurring, watchdog service must occur during the every open window to prevent a fault condition from occurring. The fault output (WDO), externally pulled up to  $V_{OUT}$  (typical), stays high as long as the watchdog receives proper service and there is not fault condition.





NOTE: V<sub>(PG\_TH)</sub> rising = V<sub>(PG\_TH)</sub> falling + V<sub>(PG\_HYST)</sub>.

Figure 25. Standard Watchdog Operation

Two different fault conditions occur in Figure 25:

- Fault 1: The watchdog service signal is not received during the open window. WDO is triggered after the maximum open-window duration t<sub>(WD)</sub> / 2.
- Fault 2: The watchdog service signal is not received during the WD initialization. WDO is triggered after the maximum initialization window duration 8 x t<sub>(WD)</sub>.

#### 7.4 Device Functional Modes

## 7.4.1 Operation With Input Voltage Lower Than 4 V

The device normally operates with input voltages above 4 V. The device can also operate at lower input voltages; the maximum UVLO voltage is 2.6 V. At input voltages below the actual UVLO voltage, the device does not operate.

#### 7.4.2 Operation With Input Voltage Higher Than 4 V

When the input voltage is greater than 4 V, if the input voltage is higher than the output set value plus the device dropout voltage, then the output voltage is equal to the set value. Otherwise, the output voltage is equal to the input voltage minus the dropout voltage.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS7B68-Q1 device is a 500-mA low-dropout watchdog linear regulator with ultralow quiescent current. The PSpice transient model is available for download on the product folder and can be used to evaluate the basic function of the device.

## 8.2 Typical Application

Figure 26 shows a typical application circuit for the TPS7B68-Q1. Different values of external components can be used, depending on the end application. An application may require a larger output capacitor during fast load steps to prevent a large drop on the output voltage. TI recommends using a low-ESR ceramic capacitor with a dielectric of type X7R.




Figure 26. TPS7B68-Q1 Typical Application Schematic

2 Submit Documentation Feedback

Copyright © 2015–2019, Texas Instruments Incorporated



### Typical Application (continued)

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 3.

**Table 3. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUES
Input voltage range	4 V to 40 V for TPS7B6833-Q1 5.6 V to 40 V for TPS7B6850-Q1
Input capacitor range	10 μF to 22 μF
Output voltage	3.3 V, 5 V
Output current rating	500 mA maximum
Output capacitor range	4.7 μF to 500 μF
Power-good threshold	Adjustable or fixed
Power-good delay capacitor	100 pF to 100 nF
Watchdog type	Standard watchdog or window watchdog
Watchdog window periods	10 ms to 500 ms

#### 8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- · Input voltage range
- Output voltage
- Output current
- · Power-good threshold
- Power-good delay capacitor
- · Watchdog type
- Watchdog window period

#### 8.2.2.1 Input Capacitor

When using a TPS7B68-Q1 device, TI recommends adding a  $10-\mu\text{F}$  to  $22-\mu\text{F}$  capacitor with a 0.1  $\mu\text{F}$  ceramic bypass capacitor in parallel at the input to keep the input voltage stable. The voltage rating must be greater than the maximum input voltage.

#### 8.2.2.2 Output Capacitor

Ensuring the stability of the TPS7B68-Q1 requires an output capacitor with a value in the range from 4.7  $\mu$ F to 500  $\mu$ F and with an ESR range from 0.001  $\Omega$  to 20  $\Omega$ . TI recommends selecting a ceramic capacitor with low ESR to improve the load transient response.

#### 8.2.2.3 Power-Good Threshold

The power-good threshold is set by connecting PGADJ to GND or to a resistor divider from OUT to GND. The *Adjustable Power-Good Threshold (PG, PGADJ)* section provides the method for setup the power-good threshold.

#### 8.2.2.4 Power-Good Delay Period

The power-good delay period is set by an external capacitor (C<sub>DELAY</sub>) to ground, with a typical capacitor value from 100 pF to 100 nF. Calculate the correct capacitance for the application using Equation 2.


#### 8.2.2.5 Watchdog Setup

The *Integrated Watchdog* section discusses the watchdog type selection and watchdog window-period setup method.

Copyright © 2015–2019, Texas Instruments Incorporated



#### 8.2.3 Application Curves





## 9 Power Supply Recommendations

The device is designed to operate from an input-voltage supply range from 4 V to 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B68-Q1 device, TI recommends adding a capacitor with a value of  $\geq$ 10  $\mu$ F with a 0.1  $\mu$ F ceramic bypass capacitor in parallel at the input.

### 10 Layout

## 10.1 Layout Guidelines

For LDO power supplies, especially high-voltage and high-current ones, layout is an important step. If layout is not carefully designed, the regulator could not deliver enough output current because of thermal limitation. To improve the thermal performance of the device and maximize the current output at high ambient temperature, TI recommends spreading the thermal pad as much as possible and put enough thermal vias on the thermal pad. Figure 29 shows an example layout.

### 10.2 Layout Example




Figure 29. Layout Recommendation



## 11 Device and Documentation Support

## 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

Texas Instruments, TPS7B68-Q1 Evaluation module user's guide

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Product Folder Links: TPS7B68-Q1



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7B6833QPWPRQ1	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	7B6833Q	Samples
TPS7B6850QPWPRQ1	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	7B6850Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

## PACKAGE MATERIALS INFORMATION

www.ti.com 20-Feb-2019

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7B6833QPWPRQ1	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TPS7B6850QPWPRQ1	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

www.ti.com 20-Feb-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7B6833QPWPRQ1	HTSSOP	PWP	28	2000	350.0	350.0	43.0
TPS7B6850QPWPRQ1	HTSSOP	PWP	28	2000	350.0	350.0	43.0

4.4 x 9.7, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated