











**TCA6416** SCPS153B - DECEMBER 2007 - REVISED JUNE 2014

# TCA6416 Low-Voltage 16-Bit I<sup>2</sup>C and SMBus I/O Expander With Interrupt Output, Reset, and Configuration Registers

Not Recommended for New Designs

#### **Features**

- Operating Power-Supply Voltage Range of 1.65 V to 5.5 V
- Allows Bidirectional Voltage-Level Translation and **GPIO** Expansion Between:
  - 1.8-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
  - 2.5-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
  - 3.3-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
  - 5-V SCL/SDA and 1.8-V, 2.5-V, 3.3-V, or 5-V P Port
- I<sup>2</sup>C to Parallel Port Expander
- Low Standby Current Consumption of 1 µA
- Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the SCL and SDA Inputs
  - $V_{hvs} = 0.18 \text{ V Typ at } 1.8 \text{ V}$
  - V<sub>hvs</sub> = 0.25 V Typ at 2.5 V
  - $V_{hvs} = 0.33 \text{ V Typ at } 3.3 \text{ V}$
  - V<sub>hvs</sub> = 0.5 V Typ at 5 V
- 5-V Tolerant I/O Ports
- Active-Low Reset (RESET) Input
- Open-Drain Active-Low Interrupt (INT) Output
- 400-kHz Fast I2C Bus
- Input/Output Configuration Register

- Polarity Inversion Register
- Internal Power-On Reset
- Power Up With All Channels Configured as Inputs
- No Glitch On Power Up
- Noise Filter on SCL/SDA Inputs
- Latched Outputs With High-Current Drive Maximum Capability for Directly Driving LEDs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)


## 2 Description


This 16-bit I/O expander for the two-line bidirectional bus (I<sup>2</sup>C) is designed to provide general-purpose remote I/O expansion for most microcontroller families via the I<sup>2</sup>C interface [serial clock (SCL) and serial data (SDA)].


#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
	TSSOP (24)	7.80 mm × 4.40 mm	
TCA6416	WQFN (24)	4.00 mm × 4.00 mm	
	BGA (24)	3.00 mm × 3.00 mm	

(1) For all available packages, see the orderable addendum at the end of the datasheet.







## **TCA6416**





www.ti.com

# **Table of Contents**

1 Fea	atures 1	7	Parameter Measurement Information	<b>1</b> 1
2 De	scription 1	8	Detailed Description	15
3 Re	vision History2		8.1 Functional Block Diagram	15
	scription (Continued)3		8.2 Device Functional Modes	17
	Configuration And Functions 4		8.3 Programming	19
	ecifications5	9	Application And Implementation	
-	Absolute Maximum Ratings5		9.1 Typical Application	25
	Handling Ratings5	10	Power Supply Recommendations	27
	Recommended Operating Conditions		10.1 Power-On Reset Requirements	27
	Electrical Characteristics	11	Device and Documentation Support	
	I <sup>2</sup> C Interface Timing Requirements		11.1 Trademarks	29
6.6			11.2 Electrostatic Discharge Caution	29
6.7			11.3 Glossary	29
6.8	Typical Characteristics 8	12	Mechanical, Packaging, and Orderable Information	29

# 3 Revision History

Cł	hanges from Revision A (February 2009) to Revision B	Pa	ЭĆ
•	Added RESET Errata section.		1
•	Added Interrupt Errata section		1

**TCA6416** 

SCPS153B - DECEMBER 2007 - REVISED JUNE 2014

#### www.ti.com

## 4 Description (Continued)

The major benefit of this device is its wide  $V_{CC}$  range. It can operate from 1.65 V to 5.5 V on the P-port side and on the SDA/SCL side. This allows the TCA6416 to interface with next-generation microprocessors and microcontrollers on the SDA/SCL side, where supply levels are dropping down to conserve power. In contrast to the dropping power supplies of microprocessors and microcontrollers, some PCB components, such as LEDs, remain at a 5-V power supply.

The bidirectional voltage level translation in the TCA6416 is provided through  $V_{CCI}$ .  $V_{CCI}$  should be connected to the  $V_{CC}$  of the external SCL/SDA lines. This indicates the  $V_{CC}$  level of the I<sup>2</sup>C bus to the TCA6416. The voltage level on the P-port of the TCA6416 is determined by the  $V_{CCP}$ .

The TCA6416 consists of two 8-bit Configuration (input or output selection), Input, Output, and Polarity Inversion (active high) registers. At power on, the I/Os are configured as inputs. However, the system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The system master can reset the TCA6416 in the event of a timeout or other improper operation by asserting a low in the RESET input. The power-on reset puts the registers in their default state and initializes the I<sup>2</sup>C/SMBus state machine. The RESET pin causes the same reset/initialization to occur without depowering the part.

The TCA6416 open-drain interrupt ( $\overline{\text{INT}}$ ) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.


INT can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C bus. Thus, the TCA6416 can remain a simple slave device.

The device P-port outputs have high-current sink capabilities for directly driving LEDs while consuming low device current.

One hardware pin (ADDR) can be used to program and vary the fixed I<sup>2</sup>C address and allow up to two devices to share the same I<sup>2</sup>C bus or SMBus.



# 5 Pin Configuration And Functions



#### Pin Functions

PIN				
		NO.		DESCRIPTION
NAME	TSSOP (PW)	QFN (RTW)	BGA (ZQS)	
ĪNT	1	22	А3	Interrupt output. Connect to V <sub>CCI</sub> or V <sub>CCP</sub> through a pullup resistor.
V <sub>CCI</sub>	2	23	В3	Supply voltage of $I^2C$ bus. Connect directly to the $V_{CC}$ of the external $I^2C$ master. Provides voltage-level translation.
RESET	3	24	A2	Active-low reset input. Connect to $V_{\mbox{\scriptsize CCP}}$ through a pullup resistor, if no active connection is used.
P00	4	1	A1	P-port input/output (push-pull design structure). At power on, P00 is configured as an input.
P01	5	2	C3	P-port input/output (push-pull design structure). At power on, P01 is configured as an input.
P02	6	3	B1	P-port input/output (push-pull design structure). At power on, P02 is configured as an input.
P03	7	4	C1	P-port input/output (push-pull design structure). At power on, P03 is configured as an input.
P04	8	5	C2	P-port input/output (push-pull design structure). At power on, P04 is configured as an input.
P05	9	6	D1	P-port input/output (push-pull design structure). At power on, P05 is configured as an input.
P06	10	7	E1	P-port input/output (push-pull design structure). At power on, P06 is configured as an input.
P07	11	8	D2	P-port input/output (push-pull design structure). At power on, P07 is configured as an input.
GND	12	9	E2	Ground
P10	13	10	E3	P-port input/output (push-pull design structure). At power on, P10 is configured as an input.
P11	14	11	E4	P-port input/output (push-pull design structure). At power on, P11 is configured as an input.
P12	15	12	D3	P-port input/output (push-pull design structure). At power on, P12 is configured as an input.
P13	16	13	E5	P-port input/output (push-pull design structure). At power on, P13 is configured as an input.
P14	17	14	D4	P-port input/output (push-pull design structure). At power on, P14 is configured as an input.
P15	18	15	D5	P-port input/output (push-pull design structure). At power on, P15 is configured as an input.
P16	19	16	C5	P-port input/output (push-pull design structure). At power on, P16 is configured as an input.
P17	20	17	C4	P-port input/output (push-pull design structure). At power on, P17 is configured as an input.
ADDR	21	18	B5	Address input. Connect directly to V <sub>CCP</sub> or ground.
SCL	22	19	A5	Serial clock bus. Connect to V <sub>CCI</sub> through a pullup resistor.
SDA	23	20	A4	Serial data bus. Connect to V <sub>CCI</sub> through a pullup resistor.
V <sub>CCP</sub>	24	21	B4	Supply voltage of TCA6416 for P port



## 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT	
V <sub>CCI</sub>	Supply voltage range			-0.5	6.5	V	
$V_{CCP}$	Supply voltage range			-0.5	6.5	V	
VI	Input voltage range (2)			-0.5	6.5	V	
Vo	Output voltage range (2)			-0.5	6.5	V	
I <sub>IK</sub>	Input clamp current	ADDR, RESET, SCL	V <sub>I</sub> < 0		±20	mA	
I <sub>OK</sub>	Output clamp current	ĪNT	V <sub>O</sub> < 0		±20	mA	
	Input/output clamp current	P port	$V_O < 0$ or $V_O > V_{CCP}$		±20	A	
I <sub>IOK</sub>		SDA	$V_O < 0$ or $V_O > V_{CCI}$		±20	mA	
	Cartino and autout law assess	P port	$V_O = 0$ to $V_{CCP}$		25	A	
I <sub>OL</sub>	Continuous output low current	SDA, INT	$V_O = 0$ to $V_{CCI}$		15	mA	
I <sub>OH</sub>	Continuous output high current	P port	$V_O = 0$ to $V_{CCP}$		25	mA	
	Continuous current through GND				200		
$I_{CC}$	Continuous current through V <sub>CCP</sub>				160	mA	
	Continuous current through V <sub>CCI</sub>				10		

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	e	-65	150	°C
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V <sub>CCI</sub>	Supply voltage		1.65	5.5	
V <sub>CCP</sub>	Supply voltage		1.65	5.5	V
\/	Lligh level input veltage	SCL, SDA	$0.7 \times V_{CCI}$	5.5	V
V <sub>IH</sub>	High-level input voltage	ADDR, P17-P00, RESET	$0.7 \times V_{CCP}$	5.5	V
V <sub>IL</sub>	Low-level input voltage	SCL, SDA	-0.5	$0.3 \times V_{CCI}$	V
		ADDR, P17-P00, RESET	-0.5	$0.3 \times V_{CCP}$	V
I <sub>OH</sub>	High-level output current	P17–P00		10	mA
I <sub>OL</sub>	Low-level output current	P17-P00		25	mA
T <sub>A</sub>	Operating free-air temperature		-40	85	°C
		PW package		88	
$\theta_{JA}$	Package thermal impedance <sup>(1)</sup>	RTW package		66	°C/W
		ZQS package		171.6	

<sup>(1)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Electrical Characteristics

over recommended operating free-air temperature range, V<sub>CCI</sub> = 1.65 V to 5.5 V (unless otherwise noted)

PAI	RAMETER	TEST CONDITIONS	V <sub>CCP</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input diode clamp voltage	I <sub>I</sub> = -18 mA	1.65 V to 5.5 V	-1.2			V
$V_{POR}$	Power-on reset voltage	$V_I = V_{CCP}$ or GND, $I_O = 0$	1.65 V to 5.5 V		1	1.4	V
			1.65 V	1.2			
		I = 8 mA	2.3 V	1.8			
		$I_{OH} = -8 \text{ mA}$	3 V	2.6			
,	P-port high-level		4.5 V	4.1			V
/ <sub>OH</sub>	output voltage		1.65 V	1			V
		L = 10 mA	2.3 V	1.7			
		$I_{OH} = -10 \text{ mA}$	3 V	2.5			
			4.5 V	4.0			
			1.65 V			0.45	
		0 4	2.3 V			0.25	
		I <sub>OL</sub> = 8 mA	3 V			0.25	
,	P-port low-level		4.5 V			0.23	
OL	output voltage		1.65 V			0.6	V
			2.3 V			0.3	
		I <sub>OL</sub> = 10 mA	3 V			0.25	
			4.5 V			0.24	
	SDA	V <sub>OL</sub> = 0.4 V	1.65 V to 5.5 V	3			
OL	ĪNT	V <sub>OL</sub> = 0.4 V	1.65 V to 5.5 V	3	15		mA
	SCL, SDA	V <sub>I</sub> = V <sub>CCI</sub> or GND				±0.1	
	ADDR, RESET	$V_I = V_{CCP}$ or GND	1.65 V to 5.5 V			±0.1	μA
IH	P port	$V_{I} = V_{CCP}$				1	μA
IL	P port	V <sub>I</sub> = GND	1.65 V to 5.5 V			1	μA
	SDA, P port, ADDR, RESET	$V_I$ on SDA = $V_{CCI}$ or GND, $V_I$ on P port, ADDR and RESET = $V_{CCP}$ , $I_O$ = 0, I/O = inputs, $f_{SCL}$ = 400 kHz	1.65 V to 5.5 V		7.8	30	·
cc I <sub>CCI</sub> + I <sub>CCP</sub> )	SDA, P port, ADDR, RESET	$V_I$ on SDA = $V_{CCI}$ or GND, $V_I$ on P port, ADDR and RESET = $V_{CCP}$ , $I_O$ = 0, I/O = inputs, $f_{SCL}$ = 100 kHz	1.65 V to 5.5 V		1.7	10	μΑ
	SCL, SDA, P port, ADDR, RESET	$\begin{aligned} &V_{I} \text{ on SCL and SDA} = V_{CCI} \text{ or GND,} \\ &V_{I} \text{ on P port, ADDR and} \\ &\overline{\text{RESET}} = V_{CCP}, \\ &I_{O} = 0, I/O = \text{inputs,} \\ &f_{SCL} = 0 \end{aligned}$	1.65 V to 5.5 V		0.1	2	
7l <sup>CCI</sup>	SCL, SDA	One input at V <sub>CCI</sub> – 0.6 V, Other inputs at V <sub>CCI</sub> or GND	4.05.1/1-5.5.1/			25	
VI <sub>CCP</sub>	P port, ADDR, RESET	One input at V <sub>CCP</sub> – 0.6 V, Other inputs at V <sub>CCP</sub> or GND	1.65 V to 5.5 V			60	μΑ
) 1	SCL	V <sub>I</sub> = V <sub>CCI</sub> or GND	1.65 V to 5.5 V		6	7	pF
	SDA	V <sub>IO</sub> = V <sub>CCI</sub> or GND	4.05.1/		7	8	_
Pio	P port	V <sub>IO</sub> = V <sub>CCP</sub> or GND	1.65 V to 5.5 V		7.5	8.5	рF

<sup>(1)</sup> Except for  $I_{CC}$ , all typical values are at nominal supply voltage (1.8-V, 2.5-V, 3.3-V, or 5-V  $V_{CC}$ ) and  $T_A$  = 25°C. For  $I_{CC}$ , the typical values are at  $V_{CCP}$  =  $V_{CCI}$  = 3.3 V and  $T_A$  = 25°C.

www.ti.com

## 6.5 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 14)

		STANDARI I <sup>2</sup> C BI		FAST MODE I <sup>2</sup> C BUS		UNIT
		MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time	4		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time	0	50	0	50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial data setup time	250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial data hold time	0		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time		1000	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time; 10 pF to 400 pF bus		300	20 + 0.1C <sub>b</sub> <sup>(1)</sup>	300	μs
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and Start	4.7		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C Start or repeater Start condition setup time	4.7		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C Start or repeater Start condition hold time	4		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup time	4		0.6		μs
t <sub>vd(data)</sub>	Valid data time; SCL low to SDA output valid		1		1	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition; ACK signal from SCL low to SDA (out) low		1		1	μs

<sup>(1)</sup>  $C_b = total$  capacitance of one bus line in pF

## 6.6 Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 17)

		STANDARD MODE I <sup>2</sup> C BUS		FAST MODE I <sup>2</sup> C BUS		UNIT
		MIN	MAX	MIN	MAX	
t <sub>W</sub>	Reset pulse duration	4		4		ns
t <sub>REC</sub>	Reset recovery time	0		0		ns
t <sub>RESET</sub>	Time to reset <sup>(1)</sup>	600		600		ns

<sup>(1)</sup> Minimum time for SDA to become high or minimum time to wait before doing a START

## 6.7 Switching Characteristics


over recommended operating free-air temperature range, C<sub>L</sub> ≤ 100 pF (unless otherwise noted) (see Figure 14)

PARAMETER		FROM	то	STANDARD MODE I <sup>2</sup> C BUS	FAST MODE I <sup>2</sup> C BUS	UNIT
				MIN MAX	MIN MAX	
$t_{\text{IV}}$	Interrupt valid time	P port	ĪNT	4	4	μs
$t_{IR}$	Interrupt reset delay time	SCL	ĪNT	4	4	μs
t <sub>PV</sub>	Output data valid	SCL	P7-P0	400	400	ns
t <sub>PS</sub>	Input data setup time	P port	SCL	0	0	ns
t <sub>PH</sub>	Input data hold time	P port	SCL	300	300	ns



## 6.8 Typical Characteristics


 $T_A = 25$ °C (unless otherwise noted)



**TCA6416** 

#### SCPS153B - DECEMBER 2007 - REVISED JUNE 2014

## **Typical Characteristics (continued)**






Figure 8. I/O Low Voltage vs Temperature




Figure 9. I/O Source Current vs Output High Voltage





Figure 10. I/O Source Current vs Output High Voltage







Figure 12. I/O Source Current vs Output High Voltage

# **ISTRUMENTS**

www.ti.com

# **Typical Characteristics (continued)**


 $T_A = 25$ °C (unless otherwise noted)




Submit Documentation Feedback



## 7 Parameter Measurement Information



SDA LOAD CONFIGURATION



**VOLTAGE WAVEFORMS** 


BYTE	DESCRIPTION
1	I C address
2	Input register port data

- A.  $C_L$  includes probe and jig capacitance. toof is measured with  $C_L$  of 10 pF or 400 pF.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 14. I<sup>2</sup>C Interface Load Circuit And Voltage Waveforms



## **Parameter Measurement Information (continued)**



#### INTERRUPT LOAD CONFIGURATION




- A.  $C_L$  includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.


Figure 15. Interrupt Load Circuit And Voltage Waveforms




### **Parameter Measurement Information (continued)**



#### P-PORT LOAD CONFIGURATION



WRITE MODE  $(R/\overline{W} = 0)$ 



A.  $C_L$  includes probe and jig capacitance.


Copyright © 2007-2014, Texas Instruments Incorporated

- B.  $t_{pv}$  is measured from 0.7 x  $V_{CC}$  on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_r/t_f \leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 16. P Port Load Circuit And Timing Waveforms




## **Parameter Measurement Information (continued)**



**SDA LOAD CONFIGURATION** 

P-PORT LOAD CONFIGURATION




- A. C<sub>I</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r/t_f \leq$  30 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. I/Os are configured as inputs.
- E. All parameters and waveforms are not applicable to all devices.

Figure 17. Reset Load Circuits And Voltage Waveforms

www.ti.com

# 8 Detailed Description

## 8.1 Functional Block Diagram




- A. All I/Os are set to inputs at reset.
- B. Pin numbers shown are for the PW package.

Figure 18. Logic Diagram (Positive Logic)



## **Functional Block Diagram (continued)**



A. On power up or reset, all registers return to default values.

Figure 19. Simplified Schematic Of P0 To P17



#### 8.2 Device Functional Modes

## 8.2.1 Voltage Translation

Table 1 shows how to set up  $V_{CC}$  levels for the necessary voltage translation between the  $I^2C$  bus and the TCA6416.

**Table 1. Voltage Translation** 

V <sub>CCI</sub> (SDA AND SCL OF I <sup>2</sup> C MASTER) (V)	V <sub>CCP</sub> (P PORT) (V)
1.8	1.8
1.8	2.5
1.8	3.3
1.8	5
2.5	1.8
2.5	2.5
2.5	3.3
2.5	5
3.3	1.8
3.3	2.5
3.3	3.3
3.3	5
5	1.8
5	2.5
5	3.3
5	5

## 8.2.2 Reset Input (RESET)

The  $\overline{\text{RESET}}$  input can be asserted to initialize the system while keeping the  $V_{CCP}$  at its operating level. A reset can be accomplished by holding the  $\overline{\text{RESET}}$  pin low for a minimum of  $t_W$ . The  $\overline{\text{TCA6416}}$  registers and  $I^2C/SMBus$  state machine are changed to their default state once  $\overline{\text{RESET}}$  is low (0). When  $\overline{\text{RESET}}$  is high (1), the I/O levels at the P port can be changed externally or through the master. This input requires a pullup resistor to  $V_{CCP}$ , if no active connection is used.

#### 8.2.2.1 RESET Errata

If RESET voltage set higher than VCC, current will flow from RESET pin to VCC pin.

#### **System Impact**

VCC will be pulled above its regular voltage level

#### **System Workaround**

Design such that RESET voltage is same or lower than VCC

#### 8.2.3 Power-On Reset

When power (from 0 V) is applied to  $V_{CCP}$ , an internal power-on reset holds the TCA6416 in a reset condition until  $V_{CCP}$  has reached  $V_{POR}$ . At that time, the reset condition is released, and the TCA6416 registers and  $I^2C/SMBus$  state machine initializes to their default states. After that,  $V_{CCP}$  must be lowered to below 0.2 V and back up to the operating voltage for a power-reset cycle.

### **TCA6416**

SCPS153B - DECEMBER 2007 - REVISED JUNE 2014



www.ti.com

#### 8.2.4 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 (in Figure 19) are off, which creates a high-impedance input. The input voltage may be raised above  $V_{CC}$  to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the output port register. In this case, there are low-impedance paths between the I/O pin and either  $V_{CC}$  or GND. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.

### 8.2.5 Interrupt (INT) Output

 $\overline{\text{An}}$  interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time  $t_{iv}$ , the signal  $\overline{\text{INT}}$  is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting, data is read from the port that generated the interrupt or in a stop event. Resetting occurs in the read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as  $\overline{\text{INT}}$ .

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the Input Port register.

In the TCA6416, an interrupt is not immediately generated by any rising or falling edge of port inputs in input mode after issuing any I<sup>2</sup>C commands (read or write). In order to capture the INT in the TCA6416, the user needs to add one more SCL clock pulse after a Stop signal.

The  $\overline{\text{INT}}$  output has an open-drain structure and requires a pullup resistor to  $V_{CCP}$  or  $V_{CCI}$  depending on the application. If the  $\overline{\text{INT}}$  signal is connected back to the processor that provides the SCL signal to the TCA6416, then the  $\overline{\text{INT}}$  pin has to be connected to  $V_{CCI}$ . If not, the INT pin can be connected to  $V_{CCP}$ .

#### 8.2.5.1 Interrupt Errata

The INT will be improperly de-asserted if the following two conditions occur:

1. The last I<sup>2</sup>C command byte (register pointer) written to the device was 00h.

#### **NOTE**

This generally means the last operation with the device was a Read of the input register. However, the command byte may have been written with 00h without ever going on to read the input register. After reading from the device, if no other command byte written, it will remain 00h.

2. Any other slave device on the I<sup>2</sup>C bus acknowledges an address byte with the R/W bit set high

#### **System Impact**

Can cause improper interrupt handling as the Master will see the interrupt as being cleared.

### System Workaround

Minor software change: User must change command byte to something besides 00h after a Read operation to the TCA6416 device or before reading from another slave device.

#### **NOTE**

Software change will be compatible with other versions (competition and TI redesigns) of this device.

www.ti.com

### 8.3 Programming

### 8.3.1 I<sup>2</sup>C Interface

The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a positive supply through a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

I<sup>2</sup>C communication with this device is initiated by a master sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high (see Figure 20). After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. The address (ADDR) input of the slave device must not be changed between the Start and the Stop conditions.

On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as control commands (Start or Stop) (see Figure 21).

A Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master (see Figure 20).

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 22). When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.




Figure 20. Definition Of Start And Stop Conditions




Figure 21. Bit Transfer

Copyright © 2007–2014, Texas Instruments Incorporated

Product Folder Links: *TCA6416* 



## **Programming (continued)**




Figure 22. Acknowledgment On The I<sup>2</sup>C Bus

## 8.3.2 Register Map

**Table 2. Interface Definition** 

ВУТЕ	BIT											
BILE	7 (MSB)	6	5	4	3	2	1	0 (LSB)				
I <sup>2</sup> C slave address	L	Н	L	L	L	L	ADDR	R/W				
I/O data hiio	P07	P06	P05	P04	P03	P02	P01	P00				
I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10				

#### 8.3.2.1 Device Address

The address of the TCA6416 is shown in Figure 23.




Figure 23. Tca6416 Address

**Table 3. Address Reference** 

ADDR	I <sup>2</sup> C BUS SLAVE ADDRESS
L	32 (decimal), 20 (hexadecimal)
Н	33 (decimal), 21 (hexadecimal)

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

www.ti.com

### 8.3.2.2 Control Register And Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte, which is stored in the control register in the TCA6416. Three bits of this data byte state the operation (read or write) and the internal registers (input, output, polarity inversion, or configuration) that will be affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

Once a new command has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent.




Figure 24. Control Register Bits

**Table 4. Command Byte** 

	CONTROL REGISTER BITS							COMMAND BYTE	REGISTER	PROTOCOL	POWER-UP
B7	В6	B5	B4	В3	B2	B1	В0	(HEX)	REGISTER	PROTOCOL	DEFAULT
0	0	0	0	0	0	0	0	00	Input Port 0	Read byte	xxxx xxxx <sup>(1)</sup>
0	0	0	0	0	0	0	1	01	Input Port 1	Read byte	xxxx xxxx
0	0	0	0	0	0	1	0	02	Output Port 0	Read/write byte	1111 1111
0	0	0	0	0	0	1	1	03	Output Port 1	Read/write byte	1111 1111
0	0	0	0	0	1	0	0	04	Polarity Inversion Port 0	Read/write byte	0000 0000
0	0	0	0	0	1	0	1	05	Polarity Inversion Port 1	Read/write byte	0000 0000
0	0	0	0	0	1	1	0	06	Configuration Port 0	Read/write byte	1111 1111
0	0	0	0	0	1	1	1	07	Configuration Port 1	Read/write byte	1111 1111

(1) Undefined



### 8.3.2.3 Register Descriptions

The Input Port registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. They act only on read operation. Writes to these registers have no effect. The default value (X) is determined by the externally applied logic level. Before a read operation, a write transmission is sent with the command byte to indicate to the I<sup>2</sup>C device that the Input Port register will be accessed next.

Table 5. Registers 0 And 1 (Input Port Registers)

BIT	I-07	I-06	I-05	I-04	I-03	I-02	I-01	I-00
DEFAULT	Х	Х	Х	Х	X	X	Х	X
BIT	I-17	I-16	I-15	I-14	I-13	I-12	I-11	I-10
DEFAULT	X	X	Χ	X	X	X	X	X

The Output Port registers (registers 2 and 3) shows\ the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in these registers have no effect on pins defined as inputs. In turn, reads from these registers reflect the value that is in the flip-flop controlling the output selection, NOT the actual pin value.

Table 6. Registers 2 And 3 (Output Port Registers)

BIT	O-07	O-06	O-05	O-04	O-03	O-02	O-01	O-00
DEFAULT	1	1	1	1	1	1	1	1
BIT	O-17	O-16	O-15	O-14	O-13	O-12	O-11	O-10
DEFAULT	1	1	1	1	1	1	1	1

The Polarity Inversion registers (register 4 and 5) allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in these registers is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in these registers is cleared (written with a 0), the corresponding port pin's original polarity is retained.

Table 7. Registers 4 And 5 (Polarity Inversion Registers)

BIT	P-07	P-06	P-05	P-04	P-03	P-02	P-01	P-00
DEFAULT	0	0	0	0	0	0	0	0
BIT	P-17	P-16	P-15	P-14	P-13	P-12	P-11	P-10
DEFAULT	0	0	0	0	0	0	0	0

The Configuration registers (registers 6 and 7) configure the direction of the I/O pins. If a bit in these registers is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in these registers is cleared to 0, the corresponding port pin is enabled as an output.

Table 8. Registers 6 And 7 (Configuration Registers)

BIT	C-07	C-06	C-05	C-04	C-03	C-02	C-01	C-00
DEFAULT	1	1	1	1	1	1	1	1
BIT	C-17	C-16	C-15	C-14	C-13	C-12	C-11	C-10
DEFAULT	1	1	1	1	1	1	1	1



#### 8.3.2.4 Bus Transactions

Data is exchanged between the master and TCA6416 through write and read commands.

#### 8.3.2.4.1 Writes

Data is transmitted to the TCA6416 by sending the device address and setting the least-significant bit (LSB) to a logic 0 (see Figure 23 for device address). The command byte is sent after the address and determines which register receives the data that follows the command byte. There is no limitation on the number of data bytes sent in one write transmission.

The eight registers within the TCA6416 are configured to operate as four register pairs. The four pairs are input ports, output ports, polarity inversion ports and configuration ports. After sending data to one register, the next data byte is sent to the other register in the pair (see Figure 25 and Figure 26). For example, if the first byte is send to Output Port 1 (register 3), the next byte is stored in Output Port 0 (register 2).

There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.




Figure 25. Write To Output Port Register




Figure 26. Write To Configuration Or Polarity Inversion Registers



#### 8.3.2.4.2 Reads

The bus master first must send the TCA6416 address with the LSB set to a logic 0 (see Figure 23 for device address). The command byte is sent after the address and determines which register is accessed.

After a restart, the device address is sent again but, this time, the LSB is set to a logic 1. Data from the register defined by the command byte then is sent by the TCA6416 (see Figure 27 and Figure 28).

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, and the restart occurs when Input Port 0 is being read, the stored command byte changes to reference Input Port 0. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflects the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.

Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.





Figure 27. Read From Register



- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from P port (see Figure 27).


Figure 28. Read Input Port Register



# 9 Application And Implementation

## 9.1 Typical Application

Figure 29 shows an application in which the TCA6416 can be used.



- A. Device address configured as 0100000 for this example.
- B. P00 and P02–P10 are configured as inputs.
- C. P01 and P11-P17 are configured as outputs.
- D. Pin numbers shown are for the PW package.
- E. Resistors are required for inputs (on P port) that may float. If a driver to an input will never let the input float, a resistor is not needed. Outputs (in the P port) do not need pullup resistors.

Figure 29. Typical Application



## **Typical Application (continued)**

## 9.1.1 Detailed Design Procedure

## 9.1.1.1 Minimizing I<sub>CC</sub> When I/Os Control Leds

When the I/Os are used to control LEDs, normally they are connected to  $V_{CC}$  through a resistor as shown in Figure 29. The LED acts as a diode so, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The  $\Delta I_{CC}$  parameter in Electrical Characteristics shows how  $I_{CC}$  increases as  $V_{IN}$  becomes lower than  $V_{CC}$ . Designs that must minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to  $V_{CC}$  when the LED is off.

Figure 30 shows a high-value resistor in parallel with the LED. Figure 31 shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{IN}$  at or above  $V_{CC}$  and prevent additional supply current consumption when the LED is off.




Figure 30. High-Value Resistor In Parallel With The Led




Figure 31. Device Supplied By A Low Voltage



## 10 Power Supply Recommendations

### 10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA6416 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in Figure 32 and Figure 33.




Figure 32.  $V_{CC}$  Is Lowered Below 0.2 V Or 0 V And Then Ramped Up To  $V_{CC}$ 




Figure 33. V<sub>CC</sub> Is Lowered Below The Por Threshold, Then Ramped Back Up To V<sub>CC</sub>

Table 9 specifies the performance of the power-on reset feature for TCA6416 for both types of power-on reset.

Table 9. Recommended Supply Sequencing And Ramp Rates (1)

	PARAMETER		MIN	TYP MA	X UNIT
V <sub>CC_FT</sub>	Fall rate	See Figure 32	1	1	00 ms
$V_{CC\_RT}$	Rise rate	See Figure 32	0.01	1	00 ms
V <sub>CC_TRR_GND</sub>	Time to re-ramp (when V <sub>CC</sub> drops to GND)	See Figure 32	0.001		ms
V <sub>CC_TRR_POR50</sub>	Time to re-ramp (when $V_{CC}$ drops to $V_{POR\_MIN} - 50 \text{ mV}$ )	See Figure 33	0.001		ms
V <sub>CC_GH</sub>	Level that $V_{CCP}$ can glitch down to, but not cause a functional disruption when $V_{CCX\_GW}$ = 1 $\mu s$	See Figure 34		1	.2 V
V <sub>CC_GW</sub>	Glitch width that will not cause a functional disruption when $V_{CCX\_GH} = 0.5 \times V_{CCX}$	See Figure 34			μs
$V_{PORF}$	Voltage trip point of POR on falling V <sub>CC</sub>		0.767	1.1	14 V
V <sub>PORR</sub>	Voltage trip point of POR on fising V <sub>CC</sub>		1.033	1.4	28 V

(1)  $T_A = -40$ °C to 85°C (unless otherwise noted)



Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 34 and Table 9 provide more information on how to measure these specifications.




Figure 34. Glitch Width And Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the  $I^2C/SMB$ us state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0. Figure 35 and Table 9 provide more details on this specification.




Figure 35. V<sub>POR</sub>

**TCA6416** 

SCPS153B - DECEMBER 2007 - REVISED JUNE 2014

#### www.ti.com

## 11 Device and Documentation Support

### 11.1 Trademarks

All trademarks are the property of their respective owners.

### 11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





15-Jan-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TCA6416PW	NRND	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PH416	
TCA6416PWR	NRND	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PH416	
TCA6416PWT	NRND	TSSOP	PW	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PH416	
TCA6416RTWR	NRND	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PH416	
TCA6416RTWT	NRND	WQFN	RTW	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PH416	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

15-Jan-2021

n no event shall TI's liabili	ty arising out of such information	exceed the total purchase	price of the TI part(s)	at issue in this document sold by	TI to Customer on an annual basis.

www.ti.com 5-Jan-2022

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA6416PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TCA6416PWT	TSSOP	PW	24	250	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TCA6416RTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TCA6416RTWT	WQFN	RTW	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA6416PWR	TSSOP	PW	24	2000	853.0	449.0	35.0
TCA6416PWT	TSSOP	PW	24	250	853.0	449.0	35.0
TCA6416RTWR	WQFN	RTW	24	3000	853.0	449.0	35.0
TCA6416RTWT	WQFN	RTW	24	250	210.0	185.0	35.0

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

## **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TCA6416PW	PW	TSSOP	24	60	530	10.2	3600	3.5


4 x 4, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated