Notification Date: Notification Number: 20230208003.0 February 15, 2023 Title: Datasheet for DS90UB954-Q1 and DS90UB936-Q1 **Customer Contact:** <u>Notification Manager</u> Dept: **Quality Services**

Change Type: Electrical Specification

Description of Change:

Texas Instruments Incorporated is announcing an information only notification.

The product datasheet(s) is being updated as summarized below.

The following change history provides further details.



DS90UB954-Q1

SNLS570C - AUGUST 2017 - REVISED JANUARY 2023

Chan	iges from Revision B (December 2018) to Revision C (January 2023)	Page
• Ur	odated the numbering format for tables, figures, and cross-references throughout the document	1
	nanged all instances of legacy terminology to controller and target	
	evised the PDB pin voltage for normal operation	
	hanged the VDD11 pin descriptions for clarity	
	dded a link to Design Requirements under the RIN pins	
	odated the V _{IH} and V _{IL} specifications of pins PDB, XIN/REFCLK, and VDD_SEL	
	emoved the mention of CSI-2 non-synchronous clocking mode	
	nanged the bits that need to be modified for Clock Mode	
	nanged the names of registers CAM_INT_RISE_STS and CAM_INT_FALL_STS to SEN_INT_RISE_S	
	nd SEN_INT_FALL_STS	
	emoved the mention of setting the REF_CLK_MODE bit as it is a reserved bit	
	xed typos in the internal FrameSync calculations	
	ewrote the basic synchronized forwarding code example to set both sensors to use CSI-2 serializers	
	dded in that V _{VDDIO} must match V _{I2C}	
• Re	emoved the mention of 'PDB' from register 0x0D	76
 Ch 	nanged BCC_Config Register[2:0] binary setting value 0b111 to reserved	100
	nanged PORT CONFIG2[5] default value to 0x1	
 Ch 	nanged suggested ferrite beads for 4G FPD-Link PoC Network from 1500 kΩ to 1.5 kΩ	140
	nanged PoC network impedance recommendation from 2kΩ to 1kΩ	
• Up	odated the PoC description	140
	emoved the insertion and return loss values from the table on Suggested Characteristics for Single-Er	
	CB Traces With Attached PoC Networks	
 Ac 	dded a note to explain the differences between the decoupling capacitors	144
 Ch 	hanged the value of the capacitor for pin VDD11_CSI from 1-µF to 10-µF in the diagram where VDD_5	SEL =
	GH	
• Mo	oved the additional notes in the typical application diagram from the picture to below the diagram	144
	ded a note to clarify the power-up sequence between VDD18 and VDDIO	
	moved T0 and T2 from power-up sequence	
	ded a note to clarify that a hard reset is optional in the power-up sequence	
	ded in T7, the PDB to I2C ready delay, to the power-up sequence	
• Ch	anged the pull-up resistor for PDB from 33-k Ω to 10-k Ω	150



DS90UB936-Q1

SNLS571C - MARCH 2018 - REVISED JANUARY 2023

Changes from Revision B	(June 2018) to Revision	C (January 2023)			Page		
 Updated the numbering 	format for tables, figures,	and cross-references throu	ghout t	he document	1		
Changed all instances of legacy terminology to controller and target							
· Updated the list of comp	Updated the list of compatible devices to include the DS90UB953-Q1						
· Revised the PDB pin vo	Revised the PDB pin voltage for normal operation						
 Changed the VDD11 pir 	Changed the VDD11 pin descriptions for clarity						
	Added a link to Design Requirements under the RIN pins						
 Updated the V_{IH} and V_{IL} 	Updated the V _{IH} and V _{IL} specifications of pins PDB, XIN/REFCLK, and VDD_SEL						
 Removed the mention o 	Removed the mention of CSI-2 non-synchronous clocking mode						
Changed the bits that need to be modified for Clock Mode							
Removed the mention of setting the REF_CLK_MODE bit as it is a reserved bit							
Fixed typos in the internal FrameSync calculations							
 Rewrote the basic synchronized forwarding code example to set both sensors to use CSI-2 serialize 							
Added in that V _{VDDIO} must match V _{I2C}							
Removed the mention of 'PDB' from register 0x0D							
	Register[2:0] binary setting						
	IG2[5] default value to 0x1						
	rite beads for 4G FPD-Link						
	mpedance recommendation						
 Updated the PoC descri 	ption				139		
	and return loss values from						
	ed PoC Networks						
	the differences between the						
	e capacitor for pin VDD11 ₋						
	tes in the typical applicatio						
Added a note to clarify the power-up sequence between VDD18 and VDDIO148							
Removed T0 and T2 fro Added a note to clarify to Added in T7, the PDB to	m power-up sequence hat a hard reset is optiona o I2C ready delay, to the po istor for PDB from 33-kΩ t	in the power-up sequence	ə		148 148 148		
 Removed T0 and T2 fro Added a note to clarify t Added in T7, the PDB to 	m power-up sequence hat a hard reset is optiona o I2C ready delay, to the po	in the power-up sequence	ə		148 148 148		
 Removed T0 and T2 fro Added a note to clarify the Added in T7, the PDB to Changed the pull-up resident 	m power-up sequence hat a hard reset is optiona o I2C ready delay, to the po istor for PDB from 33-kΩ t	in the power-up sequence	ə		148 148 148		
Removed T0 and T2 fro Added a note to clarify to Added in T7, the PDB to Changed the pull-up res ne datasheet number was	m power-up sequence hat a hard reset is optiona o I2C ready delay, to the po istor for PDB from 33-kΩ t vill be changing.	in the power-up sequence	e		148 148 148		
Removed T0 and T2 fro Added a note to clarify to Added in T7, the PDB to Changed the pull-up res the datasheet number was Device Family DS90UB954-Q1	m power-up sequence hat a hard reset is optiona o I2C ready delay, to the po- istor for PDB from 33-kΩ to vill be changing.	in the power-up sequence wer-up sequence o 10-kΩ	Cha		148 148 148		
Removed T0 and T2 fro Added a note to clarify the Added in T7, the PDB to Changed the pull-up resemble datasheet number was Device Family	m power-up sequence hat a hard reset is optional o I2C ready delay, to the po- istor for PDB from 33-kΩ to vill be changing.	in the power-up sequence	Cha	inge To:	148 148 148		
 Removed T0 and T2 fro Added a note to clarify t Added in T7, the PDB to 	m power-up sequence hat a hard reset is optiona to I2C ready delay, to the posistor for PDB from 33-kΩ to fill be changing. will be changing.	in the power-up sequence of 10-kΩ	Cha SNL	Inge To: .S570C .S571C	148 148 149		
Removed T0 and T2 fro Added a note to clarify the Added in T7, the PDB to Changed the pull-up resonance datasheet number with the Added in T7, the PDB to Changed the pull-up resonance datasheet number with the Added in T7, the PDB to Changed the pull-up resonance datasheet number with the Added in T7, the PDB to Change with the PDB to Change with the PDB to Change in Table 10 accurately reflect description and the PDB to Change in Table 10 accurately reflect description in Table 10 accurately	m power-up sequence hat a hard reset is optiona to I2C ready delay, to the position of PDB from 33-kΩ	in the power-up sequence wer-up sequence 10-kΩ	Cha SNL SNL	inge To: .S570C .S571C e for a copy of	148 148 149 the full		
Removed T0 and T2 fro Added a note to clarify to Added in T7, the PDB to Changed the pull-up res The datasheet number was Device Family DS90UB954-Q1 DS90UB936-Q1 The document is not available. The ason for Change: Discourately reflect development impact on Discourated impact on Discourated impact. The control of the c	m power-up sequence hat a hard reset is optiona to I2C ready delay, to the position of PDB from 33-kΩ	in the power-up sequence wer-up sequence 10-kΩ	Cha SNL SNL	inge To: .S570C .S571C e for a copy of	148 148 149 149		
Removed T0 and T2 fro Added a note to clarify to Added in T7, the PDB to Changed the pull-up res The datasheet number was Device Family DS90UB954-Q1 DS90UB936-Q1 The document is not available at the pull-up res Device Family DS90UB936-Q1 The document is not available at the pull-up res Datasheet. Deason for Change:	m power-up sequence hat a hard reset is optiona o I2C ready delay, to the po- istor for PDB from 33-kΩ to vill be changing. will be changing. This is a specification of	in the power-up sequence wer-up sequence 10-kΩ	Cha SNL SNL Secure	inge To: .S570C .S571C e for a copy of	148 148 149 149		
Removed T0 and T2 fro Added a note to clarify to Added in T7, the PDB to Changed the pull-up res The datasheet number was Device Family DS90UB954-Q1 DS90UB936-Q1 The document is not available. The accurately reflect device anticipated impact. The actual device.	m power-up sequence hat a hard reset is optiona o I2C ready delay, to the po- istor for PDB from 33-kΩ to vill be changing. will be changing. This is a specification of	in the power-up sequence wer-up sequence 10-kΩ	Cha SNL SNL Secure	inge To: .S570C .S571C e for a copy of	148 148 149 149		
Removed T0 and T2 fro Added a note to clarify to Added in T7, the PDB to Changed the pull-up res Revice Family PS90UB954-Q1 Responded to the pull-up res Revice Family R	m power-up sequence hat a hard reset is optiona o I2C ready delay, to the po- istor for PDB from 33-kΩ to vill be changing. will be changing. This is a specification of	in the power-up sequence wer-up sequence 10-kΩ	Cha SNL SNL Secure	inge To: .S570C .S571C e for a copy of	148 148 149 149		

For questions regarding this notice, e-mails can be sent to the contact shown below or your local Field Sales Representative.

Location	E-Mail		
WW Change Management Team	PCN www admin_team@list.ti.com		

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property

right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.